

## Wide Vin 50V Non-synchronous Boost/Flyback/SEPIC Controller

### FEATURES

- Qualified for Automotive Applications
- AEC-Q100 Qualified with the Following Results:
  - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C3B
- Wide Input Voltage Range: 3.1V-50V
- Low Shutdown Current 3.9uA
- Low Quiescent Operating Current: 415uA
- +/- 1.5% Feedback Reference Voltage
- Adjustable Switching Frequency: 100KHz to 2.2MHz
- Integrated Frequency Dither for EMI Mitigation
- External Frequency Synchronic
- External Compensation
- Pulse Skipping Mode
- Supports additional Slope Compensation
- 14ms Internal Soft-start Time
- Integrated Protection Feature
  - Constant Peak-Current Protection Threshold Over Input Voltage
  - Output Overvoltage Protection
  - Adjustable Under-voltage Lockout
  - Hiccup Over Load Protection
  - Thermal Shutdown Protection:165°C
- MSOP-10L(3mm\*3mm)

### APPLICATIONS

- Multi-output Flyback
- LED Bias Supply
- Portable Speaker Supply
- Battery Powered Boost/Flyback/SEPIC application

### DESCRIPTION

The SCT81621Q device is a wide input, non-synchronous boost controller. The device can be used in Boost, SEPIC and Flyback converters.


The switching frequency of the SCT81621Q device can be adjusted to any value between 100kHz and 2.2MHz by using a single external resistor or by synchronizing it to an external clock. Current mode control provides superior bandwidth and transient response in addition to cycle-by-cycle current limiting. Current limit is adjustable through an external resistor.

The SCT81621Q is an Electromagnetic Interference (EMI) friendly controller with implementing optimized design for EMI reduction. The SCT81621Q features Frequency Spread Spectrum (FSS) with  $\pm 6\%$  jittering span of the switching frequency and modulation rate 1/512 of switching frequency to reduce the conducted EMI.

The SCT81621Q device has built-in protection features such as thermal shutdown, short-circuit protection and overvoltage protection. Power-saving shutdown mode reduces the total supply current to 3.9  $\mu$ A. Integrated current slope compensation simplifies the design and, if needed for specific applications, can be increased using a single resistor.

The device is available in a MSOP-10L(3mm\*3mm) Package.

### TYPICAL APPLICATION



# SCT81621Q

## REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version

Revision 1.0: Released to Market

Revision 1.1: Correct UVLO resistor divider equation

## DEVICE ORDER INFORMATION

PART NUMBER	PACKAGE MARKING	PACKAGE DISCRIPTION
SCT81621QMRD	1621Q	10-Lead 3mmx3mm Plastic MSOP


1) For Tape & Reel, Add Suffix R (e.g. SCT81621QMRDR)

## ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature unless otherwise noted<sup>(1)</sup>

DESCRIPTION	MIN	MAX	UNIT
VIN, UVLO_EN	-0.3	62	V
VCC, DR	-1	6.6	V
ISEN, COMP, FB, FA/SYNC/SD	-5	5.5	V
Peak Driver Output Current		1 <sup>(2)</sup>	A
Junction temperature <sup>(2)</sup>	-40	150	°C
Storage temperature T <sub>STG</sub>	-65	150	°C

## PIN CONFIGURATION



Top View: 10-Lead Plastic MSOP 3mmx3mm

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.
- (2) Guaranteed by design, not tested in productions.
- (3) The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 170°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.

## PIN FUNCTIONS

NAME	NO.	DESCRIPTION
ISEN	1	Current sense input pin. Connect to the positive side of the current sense resistor through a short path.
UVLO_EN	2	Undervoltage lockout programming pin. The converter start-up and shutdown levels can be programmed by connecting this pin to the supply voltage through a resistor divider. This pin must not be left floating. Connect to VIN pin if not used.
COMP	3	Output of the internal transconductance error amplifier. Connect the loop compensation components between this pin and ground.
FB	4	Inverting input of the error amplifier. Connect a voltage divider from the output to this pin to set output voltage. The device regulates FB voltage to the internal reference value of 1.275V typical.
AGND	5	Analog ground pin.
FA/SYNC/SD	6	Switching frequency setting pin. The switching frequency is programmed by a single resistor between this pin and AGND. The internal clock can be synchronized to an external clock. A high level on this pin for $\geq 30 \mu\text{s}$ will turn the device off and the device will then draw 3.9 $\mu\text{A}$ from the supply typically.

**PIN FUNCTIONS (continued)**

NAME	NO.	DESCRIPTION
PGND	7	Power ground pin.
DR	8	N-channel MOSFET gate drive output. Connect directly to the gate of the N-channel MOSFET through a short, low inductance path.
VCC	9	Output of the internal VCC regulator and supply voltage input of the MOSFET driver. Connect a ceramic bypass capacitor from this pin to PGND.
VIN	10	Power supply input pin.

**RECOMMENDED OPERATING CONDITIONS**

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage range	3.1	50	V
V <sub>CC</sub>	VCC voltage range	3.1	6.1	V
T <sub>J</sub>	Operating junction temperature	-40	125	°C

**ESD RATINGS**

PARAMETER	DEFINITION	MIN	MAX	UNIT
V <sub>ESD</sub>	Human Body Model(HBM), per AEC-Q100-002	-2	+2	kV
	Charged Device Model(CDM), per AEC-Q100-011	-1	+1	kV

**THERMAL INFORMATION**

PARAMETER	THERMAL METRIC	MSOP-10	UNIT
R <sub>θJA</sub>	Junction to ambient thermal resistance <sup>(1)</sup>	142.3	°C/W
R <sub>θJC (top)</sub>	Junction to case (top) thermal resistance <sup>(1)</sup>	64.6	
R <sub>θJB</sub>	Junction to board thermal resistance <sup>(1)</sup>	97.3	

(1) SCT provides R<sub>θJA</sub> and R<sub>θJC</sub> numbers only as reference to estimate junction temperatures of the devices. R<sub>θJA</sub> and R<sub>θJC</sub> are not a characteristic of package itself, but of many other system level characteristics such as the design and layout of the printed circuit board (PCB) on which the SCT81621Q is mounted, thermal pad size, and external environmental factors. The PCB board is a heat sink that is soldered to the leads and thermal pad of the SCT81621Q. Changing the design or configuration of the PCB board changes the efficiency of the heat sink and therefore the actual R<sub>θJA</sub> and R<sub>θJC</sub>.

# SCT81621Q

## ELECTRICAL CHARACTERISTICS

$V_{IN}=12V$ ,  $T_J=-40^{\circ}C\sim 125^{\circ}C$ , typical values are tested under  $25^{\circ}C$ .

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
<b>Power Supply and Output</b>						
$V_{IN}$	Operating input voltage		3.1		50	V
$V_{IN\_UVLO}$	Input UVLO Hysteresis	$V_{IN}$ rising		2.8 160		V mV
$I_{SD}$	Shutdown current	$V_{FA/SYNC/SD}=5V$ or $V_{UVLO\_EN}=0$		3.9	8	$\mu A$
$I_Q$	Quiescent current from $V_{IN}$	no load, no switching, $V_{FB}=2V$		415		$\mu A$
$I_{SUPPLY}^{(1)}$	Supply Current	$R_{FA/SYNC/SD}=47.5k\Omega$ , switching, no load and without external MOSFET		2		mA
<b>VCC Power</b>						
$V_{CC}$	Internal linear regulator	$V_{IN}>7V$		6.1		V
$V_{CC\_uvlo}$				2.85		V
$V_{CC\_uvlo\_hys}$				75		mV
$I_{VCC}$	VCC Sourcing current limit		20	70		mA
<b>UVLO/EN</b>						
$V_{UVLOSEN}$	Under voltage Lockout reference voltage	$V_{UVLO}$ ramping up	1.34	1.42	1.5	V
$I_{UVLO}$	UVLO source current		3	4.75	6.5	$\mu A$
$V_{UVLOSD}$	UVLO shut down voltage	$V_{UVLO}$ ramping down	0.55	0.65	0.75	V
<b>Reference and Control Loop</b>						
$V_{REF}$	Reference voltage of FB		1.256	1.275	1.294	V
$I_{FB}$	FB pin leakage current	$V_{FB}=1V$			100	nA
$G_{EA}$	Error amplifier trans-conductance	$V_{COMP}=1.5V$	190	390	590	$\mu S$
$I_{COMP\_SRC}$	Error amplifier maximum source current	$V_{FB}=V_{REF}-200mV$ , $V_{COMP}=1.5V$	340	560	710	$\mu A$
$I_{COMP\_SNK}$	Error amplifier maximum sink current	$V_{FB}=V_{REF}+200mV$ , $V_{COMP}=1.5V$	-150	-95	-40	$\mu A$
$V_{COMP\_H}$	COMP high clamp	$V_{FB}=0.8V$	1.9	2.55	3.2	V
$V_{COMP\_L}$	COMP low clamp	$V_{FB}=1.7V$	0.4	0.88	1.2	V
<b>Gate Driver</b>						
$R_{DSON\_TOP}$	Driver switch on resistance(top)	$I_{DR}=0.1A$		3		$\Omega$
$R_{DSON\_LOW}$	Driver switch on resistance(bottom)	$I_{DR}=0.1A$		2		$\Omega$
<b>Current Sense</b>						
$V_{sense}$	Current sense threshold		120	146	170	mV
$V_{SL}^{(2)}$	Internal compensation Ramp voltage			90		mV
$C_{HICC-DEL}$	Hiccup mode activation delay	Clock cycles with current limiting before hiccup off-time activated (SS_done)		64		cycles

**ELECTRICAL CHARACTERISTICS (continued)**

$V_{IN}=12V$ ,  $T_J=-40^{\circ}C\sim 125^{\circ}C$ , typical values are tested under  $25^{\circ}C$ .

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$C_{HICCUP}$	Hiccup mode off-time after activation	Clock cycles with no switching followed by SS release		32768		cycles
<b>Soft start</b>						
$T_{SS}$	Soft-start Time			14		ms
<b>Switching Frequency</b>						
$F_{SW}$	Switching frequency	$R_{FA/SYNC/SD}=47.5k\Omega$	345	400	455	kHz
$F_{SS}$	Frequency Spread Range			6		%
$V_{SYN\_HI}$	Threshold for Synchronization on FA/SYNC/SD pin	Synchronization voltage rising		1.27	1.45	V
$V_{SYN\_LO}$		Synchronization voltage falling	0.58	0.68		V
$D_{MAX}$	Maximum Duty Cycle	$R_{FA/SYNC/SD}=47.5k\Omega$	85	91		%
$t_{ON\_MIN}$	Minimum on-time	$F_{sw}=400kHz$		250		ns
$V_{SD\_HI}$	Shutdown signal threshold on FA/SYNC/SD pin	Shutdown voltage rising		1.27	1.45	V
$V_{SD\_LO}$		Shutdown voltage falling	0.57	0.68		V
$I_{SD\_LKG}$	FA/SYNC/SD pin Leakage	$V_{SD}=5V$			1	$\mu A$
<b>Protection</b>						
$V_{OVTH}^{(3)}$	FB overvoltage threshold	FB rising	25	85	135	mV
		Hysteresis	30	80	130	mV
$T_{SD}^{(1)}$	Thermal shutdown threshold	$T_J$ rising		165		$^{\circ}C$
	Hysteresis			25		$^{\circ}C$

(1) Guaranteed by design and bench, not tested in production.

(2) Guaranteed by design, not tested in production.

(3) The overvoltage protection is specified with respect to the feedback voltage. This is because the overvoltage protection tracks the feedback voltage. The overvoltage threshold can be calculated by adding the feedback voltage ( $V_{FB}$ ) to the overvoltage protection specification.

## TYPICAL CHARACTERISTICS




Figure 1. ISD vs. Input Voltage




Figure 2. IQ vs. Input Voltage




Figure 3. Switching Frequency vs. RT




Figure 4. Switching Frequency vs. Temperature




Figure 5. Efficiency vs Load Current, Boost, VOUT=12V




Figure 6. Efficiency vs Load Current, Sepic, VOUT=12V

TYPICAL CHARACTERISTICS




Figure 7. VSENSN vs. Input Voltage




Figure 8. DR Voltage vs. Input Voltage




Figure 9. COMP Current vs. Temperature




Figure 10. DR Resistance vs. Temperature




Figure 11. Shutdown Threshold Hysteresis vs. Temperature

# SCT81621Q

## FUNCTIONAL BLOCK DIAGRAM




Figure 12. Functional Block Diagram



## OPERATION

### Overview

The SCT81621Q device is a wide input range, non-synchronous boost controller that uses peak-current-mode control. The device can be used in boost, SEPIC, and flyback topologies.

In a typical application circuit, the peak current through the external MOSFET is sensed through an external sense resistor. The voltage across this resistor is fed into the ISNS pin. This voltage is fed into the positive input of the PWM comparator. The output voltage is also sensed through an external feedback resistor divider network and fed into the error amplifier negative input. The output of the error amplifier (COMP pin) is added to the slope compensation ramp and fed into the negative input of the PWM comparator. At the start of any switching cycle, the oscillator sets the RS latch using the switch logic block. This forces a high signal on the DR pin (gate of the external MOSFET) and the external MOSFET turns on. When the voltage on the positive input of the PWM comparator exceeds the negative input, the RS latch is reset and the external MOSFET turns off. The voltage sensed across the sense resistor generally contains spurious noise spikes. These spikes can force the PWM comparator to reset the RS latch prematurely. To prevent these spikes from resetting the latch, a blank-out circuit inside the IC prevents the PWM comparator from resetting the latch for a short duration after the latch is set. This duration is called the blanking interval and is specified as minimum on-time in the Electrical Characteristics section. Under extremely light-load or no-load conditions, the energy delivered to the output capacitor when the external MOSFET is on during the blanking interval is more than what is delivered to the load. An over-voltage comparator inside the SCT81621Q prevents the output voltage from rising under these conditions. The over-voltage comparator senses the feedback (FB pin) voltage and resets the RS latch. The latch remains in reset state until the output decays to the nominal value.

The SCT81621Q works at Pulse skip mode to further increase the efficiency in light load condition.

The quiescent current of SCT81621Q is 415uA typical under no-load condition and no switching. Disabling the device, the typical supply shutdown current on VIN pin is 3.9uA.

### Overvoltage Protection

The SCT81621Q has over voltage protection (OVP) for the output voltage. OVP is sensed at the feedback pin (FB). If at any time the voltage at the feedback pin rises to 1.36V (typ.), OVP is triggered. OVP will cause the DR pin to go low, forcing the power MOSFET off. With the MOSFET off, the output voltage will drop. The SCT81621Q begins switching again when the feedback voltage reaches 1.28V (typ.).

### Slope Compensation Ramp

The SCT81621Q uses a current mode control scheme. The main advantages of current mode control are inherent cycle-by-cycle current limit for the switch and simpler control loop characteristics. However, current mode control has a Sub-harmonic Oscillation when duty cycle is greater than 50%. To prevent the Sub-harmonic oscillations, a compensation ramp is added to the control signal.




Figure13. Sub-Harmonic Oscillation for  $D > 0.5$  and Compensation Ramp to Avoid Sub-Harmonic Oscillation

# SCT81621Q

The current mode control scheme samples the inductor current,  $I_L$ , and compares the sampled signal,  $V_{samp}$ , to an internally generated control signal,  $V_c$ . The current sense resistor,  $R_{SEN}$ , as shown in Figure13 converts the sampled inductor current,  $I_L$ , to the voltage signal,  $V_{samp}$ , that is proportional to  $I_L$  such that :

$$V_{samp} = I_L * R_{SEN} \quad (1)$$

Figure13 illustrate the theory why Sub-Harmonic Oscillation happen. The rising and falling slopes,  $M_1$  and  $-M_2$  respectively, of  $V_{samp}$  are also proportional to the inductor current rising and falling slopes,  $M_{on}$  and  $-M_{off}$  respectively. Where  $M_{on}$  is the inductor slope during the switch on-time and  $-M_{off}$  is the inductor slope during the switch off-time and are related to  $M_1$  and  $-M_2$  by :

$$M_1 = M_{on} * R_{SEN} \quad (2)$$

$$-M_2 = -M_{off} * R_{SEN} \quad (3)$$

For the boost topology:

$$M_1 = M_{on} * R_{SEN} = V_{in} * R_{SEN} / L \quad (4)$$

$$M_2 = M_{off} * R_{SEN} = (V_{out} - V_{in}) * R_{SEN} / L \quad (5)$$

In Figure13, a small increase in the load current causes the sampled signal to increase by  $\Delta V_{samp0}$ . The effect of this load change,  $\Delta V_{samp1}$ , at the end of the first switching cycle is

$$\Delta V_{samp1} = -\left(\frac{M_2 - M_c}{M_1 + M_c}\right) * \Delta V_{samp0} \quad (6)$$

So, When No compensation ramp signal is added, which  $M_c$  is zero, then:

$$\Delta V_{samp1} = -\left(\frac{M_2}{M_1}\right) * \Delta V_{samp0} = -\left(\frac{D}{1-D}\right) * \Delta V_{samp0} \quad (7)$$

When  $D > 0.5$ ,  $\Delta V_{samp1}$  will be greater than  $\Delta V_{samp0}$ . In other words, the disturbance is divergent. So a very small perturbation in the load will cause the disturbance to increase.

After a compensation ramp is added to the control signal. To ensure that the perturbed signal converges we must maintain:

$$\left| -\left(\frac{M_2 - M_c}{M_1 + M_c}\right) \right| < 1 \quad (8)$$

The compensation ramp has been added internally in the SCT81621Q. The slope of this compensation ramp has been selected to satisfy most applications, and its value depends on the switching frequency. This slope can be calculated using the formula:

$$M_c = V_{SL} * F_s \quad (9)$$

$V_{SL}$  is the amplitude of the internal compensation ramp and  $F_s$  is the controller's switching frequency.

For more flexibility, slope compensation can be increased by adding one external resistor,  $R_{SL}$ , in the ISEN's path. Figure14 shows the setup. The externally generated slope compensation is then added to the internal slope compensation of the SCT81621Q. When using external slope compensation, the formula for  $M_c$  becomes:

$$M_c = (V_{SL} + K * R_{SL}) * F_s \quad (10)$$

A typical value for factor K is 40  $\mu A$ .




Figure14. External RSL to increase slope compensation

### Adjustable Peak Current Limit

The device provides cycle-by-cycle peak current limit protection that turns off the MOSFET when the sum of the inductor current and the programmable slope compensation ramp reaches the current limit threshold. Peak inductor current limit ( $I_{PEAK\_CL}$ ) in steady state is calculated as shown in:

$$I_{PEAK\_CL} = \frac{V_{SENSE} - 40\mu A \times R_{SL} \times D}{R_{SNS}} \tag{11}$$

Where

- $V_{SENSE}$  is ISEN pin limiting voltage (Typ. =146.5mV)
- $I_{PEAK\_CL}$  is the inductor peak current limit
- $R_{SL}$  is Slope compensation resistor
- D is Duty cycle
- $R_{SNS}$  is the Inductance peak current detection resistance

When overload happens, the converter cannot provide output current to satisfy loading requirement. The inductor current is clamped at over current limitation. Thus, the output voltage drops below regulated voltage with FB voltage less than internal reference voltage continuously. The internal COMP voltage ramps up to high. When COMP voltage is clamped for 64 cycles, the controller stops working. After remaining OFF for 32768 cycles, the device restarts from soft starting phase. If overload or hard short condition still exists during soft-start and make COMP voltage clamped at high, after soft start time and COMP still keep high for 64 cycles, the device enters into turning-off mode again. When overload or hard short condition is removed, the device automatically recovers to enters normal regulating operation.




Figure15. Hiccup Mode Protection

Because D can be variable under different  $V_{in}$ ,  $I_{PEAK\_CL}$  is not stable under different  $V_{in}$  when using external slope compensation resistor. So for an accurate peak current limit operation over the input supply voltage, SCT recommends using only the fixed slope compensation.

# SCT81621Q

## Output Voltage

The output voltage is set by an external resistor divider RFBT and RFBB in typical application schematic. A minimum current of typical 20uA flowing through feedback resistor divider gives good accuracy and noise covering. The value of RFBT can be calculated by Equation 12.

$$R_{FBT} = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R_{FBB} \quad (12)$$

where:

- $V_{REF}$  is the feedback reference voltage, typical 1.275V

## Frequency Adjust/Shutdown/ Synchronization

The switching frequency of the SCT81621Q can be adjusted between 100 kHz and 2.2 MHz using a single external resistor. This resistor must be connected between the FA/SYNC/SD pin and ground. Equation 13 can be used to estimate the frequency adjust resistor.

$$R_{FA} (K\Omega) = \frac{19700}{f_{sw}(kHz)} - 1.177 \quad (13)$$

The SCT81621Q can also be synchronized to an external clock. The external clock must be connected between the FA/SYNC/SD pin and ground, as shown in Figure 17. The frequency adjust resistor may remain connected while synchronizing a signal, therefore if there is a loss of signal, the switching frequency will be set by the frequency adjust resistor.

The FA/SYNC/SD pin also functions as a shutdown pin. If a high signal (>1.27V) appears on the FA/SYNC/SD pin over 30μS, the SCT81621Q stops switching and goes into a low current mode. The total supply current of the IC reduces to 3.9 μA, typically, under these conditions.

Figure 18 and Figure 19 show an implementation of a shutdown function when operating in frequency adjust mode and synchronization mode, respectively. In frequency adjust mode, connecting the FA/SYNC/SD pin to ground forces the clock to run at a certain frequency. Pulling this pin high shuts down the IC. In frequency adjust or synchronization mode, a high signal for more than 30 μs shuts down the IC.




Figure16. Frequency Adjust




Figure17. Frequency Sync




Figure18. Shutdown operation in Frequency Adjust Mode




Figure19. Shutdown operation in Frequency Synchronization Mode

### Enable and Under Voltage Lockout Threshold

The external UVLO resistor divider must be designed so that the voltage at the UVLO pin is greater than 1.42 V (typical) when the input voltage is in the desired operating range. The values of R1 and R2 can be calculated as shown in Equation 14 and Equation 15.

$$R1 = \frac{V_{IN(ON)} - V_{IN(OFF)}}{I_{UVLO}} \tag{14}$$

where

- $V_{IN(ON)}$  is the desired start-up voltage of the converter
- $V_{IN(OFF)}$  is the desired turnoff voltage of the converter.

$$R2 = R1 * \frac{V_{UVLOEN}}{V_{IN(ON)} - V_{UVLOEN}} \tag{15}$$




Figure20. System UVLO Resistor Divider

### Frequency Spread Spectrum

To reduce EMI, the device implements Frequency Spread Spectrum (FSS). The FSS circuitry shifts the switching frequency of the regulator periodically within a certain frequency range around the adjusted switching frequency. The jittering span is  $\pm 6\%$  of the switching frequency with 1/512 swing frequency. This frequency dithering function is effective for both frequency adjusted by resistor placed at FA/SYNC/SD pin and an external clock synchronization application.

# SCT81621Q

## APPLICATION INFORMATION

### Typical Application (Boost)




Figure 21. Application Schematic, 3V to 11V, 2A Boost Regulator at 400kHz

### Design Parameters

Design Parameters	Example Value
Input Voltage	5V Normal 3V to 11V
Output Voltage	12V
Maximum Output Current	3A
Switching Frequency	400 KHz
Output voltage ripple (peak to peak)	75mV (Load=2A)

## Inductor Selection (Boost)

The performance of inductor affects the power supply's steady state operation, transient behavior, loop stability, and boost converter efficiency. The inductor value, DC resistance, and saturation current influences both efficiency and the magnitude of the output voltage ripple. Larger inductance value reduces inductor current ripple and therefore leads to lower output voltage ripple. For a fixed DC resistance, a larger value inductor yields higher efficiency via reduced RMS and core losses. However, a larger inductor within a given inductor family will generally have a greater series resistance, thereby counteracting this efficiency advantage.

Inductor values can have  $\pm 20\%$  or even  $\pm 50\%$  tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the value at 0-A current depending on how the inductor vendor defines saturation. When selecting an inductor, choose its rated current especially the saturation current larger than its peak current during the operation.

To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, maximum load current and minimum switching frequency of the application, while considering the inductance with -30% tolerance and low-power conversion efficiency.

For a boost converter, calculate the inductor DC current as in Equation 16

$$I_{LDC} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \quad (16)$$

Where

- $V_{OUT}$  is the output voltage of the boost converter
- $I_{OUT}$  is the output current of the boost converter
- $V_{IN}$  is the input voltage of the boost converter
- $\eta$  is the power conversion efficiency

Calculate the inductor current peak-to-peak ripple,  $I_{LPP}$ , as in Equation 17.

$$I_{LPP} = \frac{1}{L \times \left( \frac{1}{V_{OUT} - V_{IN}} + \frac{1}{V_{IN}} \right) \times f_{SW}} \quad (17)$$

Where

- $I_{LPP}$  is the inductor peak-to-peak current
- $L$  is the inductance of inductor
- $f_{SW}$  is the switching frequency
- $V_{OUT}$  is the output voltage
- $V_{IN}$  is the input voltage

Therefore, the peak switching current of inductor,  $I_{LPEAK}$ , is calculated as in Equation 18

$$I_{LPEAK} = I_{LDC} + \frac{I_{LPP}}{2} \quad (18)$$

Set the current limit of the SCT81621Q higher than the peak current  $I_{LPEAK}$  and select the inductor with the saturation current higher than the current limit.

## Input Capacitor Selection

Due to the presence of an inductor at the input of a boost converter, the input current waveform is continuous. The inductor ensures that the input capacitor sees fairly low ripple currents. However, as the input capacitor gets smaller, the input ripple goes up. The RMS current in the input capacitor is given using Equation 19.

$$I_{CIN(RMS)} = \frac{(V_{OUT} - V_{IN}) \times V_{IN}}{\sqrt{12} \times V_{OUT} \times L \times f_{SW}} \quad (19)$$

The input capacitor should be capable of handling the RMS current. Although the input capacitor is not as critical in a boost application, low values can cause impedance interactions. Therefore, a good quality capacitor should be

# SCT81621Q

chosen in the range of 10  $\mu\text{F}$  to 40  $\mu\text{F}$ . If a value lower than 10  $\mu\text{F}$  is used, then problems with impedance interactions or switching noise can affect the SCT81621Q. To improve performance, especially with  $V_{\text{IN}}$  below 8 volts, it is recommended to use a 2.2 Ohm resistor at the input to provide an RC filter. The resistor is placed in series with the VIN pin with only a bypass capacitor attached to the VIN pin directly. A 0.1- $\mu\text{F}$  or 1- $\mu\text{F}$  ceramic capacitor is necessary in this configuration. The bulk input capacitor and inductor will connect on the other side of the resistor at the input power supply.

## Output Capacitor Selection

For small output voltage ripple, choose a low-ESR output capacitor like a ceramic capacitor. Typically, 3~4x 22 $\mu\text{F}$  ceramic output capacitors work for most applications. A 0.1 $\mu\text{F}$  ceramic bypass capacitor is recommended to be placed as close as possible to the switch node. Higher capacitor values can be used to improve the load transient response. Due to a capacitor's derating under DC bias, the bias can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance. From the required output voltage ripple, use the equation 20 and 21 to calculate the minimum required effective capacitance,  $C_{\text{OUT}}$ .

$$V_{\text{ripple\_C}} = \frac{(V_{\text{OUT}} - V_{\text{IN\_MIN}}) \times I_{\text{OUT}}}{V_{\text{OUT}} \times f_{\text{SW}} \times C_{\text{OUT}}} \quad (20)$$

$$V_{\text{ripple\_ESR}} = I_{\text{Lpeak}} \times \text{ESR} \quad (21)$$

where

- $V_{\text{ripple\_C}}$  is output voltage ripple caused by charging and discharging of the output capacitor.
- $V_{\text{ripple\_ESR}}$  is output voltage ripple caused by ESR of the output capacitor.
- $V_{\text{IN\_MIN}}$  is the minimum input voltage of boost converter.
- $V_{\text{OUT}}$  is the output voltage.
- $I_{\text{OUT}}$  is the output current.
- $I_{\text{Lpeak}}$  is the peak current of the inductor.
- $f_{\text{SW}}$  is the converter switching frequency.
- ESR is the ESR resistance of the output capacitors.

## Power MOSFET Selection

The following parameters should be taken into consideration for MOSFET: the on-resistance  $R_{\text{DS\_ON}}$ , the minimum gate threshold voltage  $V_{\text{TH\_MIN}}$ , the total gate charge  $Q_{\text{g}}$ , the reverse transfer capacitance  $C_{\text{RSS}}$ , and the maximum drain to source voltage  $V_{\text{Q\_MAX}}$ . The peak switching voltage between drain to source in a Boost is given by

$$V_{\text{SW\_PEAK}} = V_{\text{IN}} + V_{\text{D}} \quad (22)$$

Then the  $V_{\text{Q\_MAX}}$  of power MOSFET should be greater than the peak switching voltage.

The peak switching current flowing through the MOSFET is given by:

$$I_{\text{Q\_PEAK}} = I_{\text{LPEAK}} \quad (23)$$

The RMS current through the MOSFET is calculated by:

$$I_{\text{Q\_RMS}} = \sqrt{(I_{\text{LDC}}^2 + \frac{I_{\text{LPP}}}{12}) * D} \quad (24)$$

Then power dissipation in MOSFET can be estimated by:

$$P_{\text{DIS}} = I_{\text{Q\_RMS}}^2 \times R_{\text{DS\_ON}} \times D_{\text{MAX}} + (V_{\text{O}} + V_{\text{IN\_MIN}}) \times I_{\text{Q\_PEAK}} \times \frac{Q_{\text{g}} \times f_{\text{SW}}}{I_{\text{G}}} \quad (25)$$

Where

- $I_{\text{G}}$  is the gate drive current.



The total power dissipation of MOSFET includes conduction loss as shown in the first term and switching loss as shown in the second term. The total power dissipation should be within package thermal ratings.

## Output Diode Selection

Observation of the boost converter circuit shows that the average current through the diode is the average load current, and the peak current through the diode is the peak current through the inductor. The diode should be rated to handle more than its peak current. The peak diode current can be calculated using Equation 26.

$$I_{D(PEAK)} = \frac{I_{OUT}}{(1-D)} + \Delta I_L \quad (26)$$

Thermally the diode must be able to handle the maximum average current delivered to the output. The peak reverse voltage for boost converters is equal to the regulated output voltage. The diode must be capable of handling this voltage. To improve efficiency, a low forward drop schottky diode is recommended.

# SCT81621Q

## Application Waveforms

Vin=5V, Vout=12V, unless otherwise noted




Figure 22. Power up(Iload=2A)




Figure 23. Power down(Iload=2A)




Figure 24. Over current protection (Iload=5A)




Figure 25. Over current recovery (Iload=5A)




Figure 26. Steady-state (Iload=2A)




Figure 27. Sync Frequency

APPLICATION INFORMATION

Typical Application(Sepic)




Figure 28. Application Schematic, 5V to 50V, 2A Sepic Regulator at 400kHz

Design Parameters

Design Parameters	Example Value
Input Voltage	24V Normal 5V to 50V
Output Voltage	12V
Maximum Output Current	2A
Switching Frequency	400 KHz
Output voltage ripple (peak to peak)	75mV (Load=2A)

## Inductor Selection (Sepic)

A good rule for determining the inductance to use is to allow the inductor peak-to-peak ripple current to be approximately 20% to 40% of the maximum input current at the minimum input voltage. The current ripple flowing in inductors L1 and L2 is given by:

$$\Delta I_{L1} = I_{IN} \times 40\% = I_O \times \frac{V_O}{V_{IN\_MIN}} \times 40\% \quad (27)$$

$$\Delta I_{L2} = I_O \times 40\% = I_O \times 40\% \quad (28)$$

Normally we can select equal value for the inductors L1 and L2, derived as:

$$L_1 = L_2 = L = \frac{V_{IN\_MIN}}{\Delta I_L \times f_{SW}} \times D_{MAX} \quad (29)$$

Where

- $f_{SW}$  is the switching frequency.

Note that the saturation current of inductors should be greater than peak current flowing in inductors, given by:

$$I_{L1\_PEAK} = I_{IN} + \frac{\Delta I_L}{2} = I_O \times \frac{V_O}{V_{IN\_MIN}} \times \left(1 + \frac{40\%}{2}\right) \quad (30)$$

$$I_{L2\_PEAK} = I_O + \frac{\Delta I_L}{2} = I_O \times \left(1 + \frac{40\%}{2}\right) \quad (31)$$

If L1 and L2 are wound in same core as a coupled inductor, the inductance required will be half due to the mutual induction, calculated by:

$$L_1 = L_2 = \frac{L}{2} = \frac{V_{IN\_MIN}}{2 \times \Delta I_L \times f_{SW}} \times D_{MAX} \quad (32)$$

## Power MOSFET Selection

The following parameters should be taken into consideration for MOSFET: the on-resistance  $R_{DS\_ON}$ , the minimum gate threshold voltage  $V_{TH\_MIN}$ , the total gate charge  $Q_g$ , the reverse transfer capacitance  $C_{RSS}$ , and the maximum drain to source voltage  $V_{Q\_MAX}$ . The peak switching voltage between drain to source in a SEPIC is given by:

$$V_{SW\_PEAK} = V_{IN} + V_O + V_D \quad (33)$$

Then the  $V_{Q\_MAX}$  of power MOSFET should be greater than the peak switching voltage.

The peak switching current flowing through the MOSFET is given by:

$$I_{Q\_PEAK} = I_{L1\_PEAK} + I_{L2\_PEAK} \quad (34)$$

The RMS current through the MOSFET  $I_Q$  is calculated by:

$$I_{Q\_RMS} = I_O \times \sqrt{\frac{(V_O + V_{IN\_MIN} + V_D) \times (V_O + V_D)}{V_{IN\_MIN}^2}} \quad (35)$$

Then power dissipation in MOSFET can be estimated by:

$$P_{DIS} = I_{Q\_RMS}^2 \times R_{DS\_ON} \times D_{MAX} + (V_O + V_{IN\_MIN}) \times I_{Q\_PEAK} \times \frac{Q_g \times f_{SW}}{I_G} \quad (36)$$

Where

$I_G$  is the gate drive current.

The total power dissipation of MOSFET includes conduction loss as shown in the first term and switching loss as shown in the second term. The total power dissipation should be within package thermal ratings.

## Output Diode Selection

The diode at the output side must withstand the reverse voltage when the MOSFET is turned-on. The peak reverse voltage is given by:

$$V_{D\_PEAK} = V_{IN\_MAX} + V_{O\_MAX} \quad (37)$$

The diode should also be capable to flow switch peak current  $I_{Q\_PEAK}$ .

The power dissipation of the diode is equal to the forward voltage drop multiplies output current. Schottky diodes are recommended here to minimize the power loss.

## Coupling Capacitor Selection

For ceramic capacitors with low-ESR, the peak to peak voltage ripple on coupling capacitor is estimated by:

$$\Delta V_{CS} = \frac{I_O \times D_{MAX}}{C_S \times f_{SW}} \quad (38)$$

The maximum voltage across the coupling capacitor is maximum input voltage. The voltage rating of the coupling capacitor must be greater than it.

The RMS current of coupling capacitor is given by:

$$I_{CS\_RMS} = I_O \times \sqrt{\frac{V_O + V_D}{V_{IN\_MIN}}} \quad (39)$$

There is a large RMS current through coupling capacitor relative to output power. Ensure the coupling capacitor can withstand it with good heat generation to have proper thermal performance.

## Input Capacitor Selection

The SEPIC has an inductor at input side thus the input current is continuous and triangular. The RMS current flowing through the input capacitor is given by:

$$I_{IN\_RMS} = \frac{\Delta I_{L1}}{\sqrt{12}} \quad (40)$$

Since input current ripple is relative low, the capacitance would be not too critical. While 100 $\mu$ F in total or higher value is strongly recommended in order to provide stable input supply.

## Output Capacitor Selection

Similar to boost converter, the SEPIC output capacitor suffers large current ripple. The capacitance must be enough to provide the load current. The maximum voltage ripple in the output capacitor is:

$$\Delta V_{OUT} = \frac{I_O \times D_{MAX}}{C_{OUT} \times f_{SW}} + ESR \times (I_{L1\_PEAK} + I_{L2\_PEAK}) \quad (41)$$

Assuming ceramic capacitors are used here and ESR can be ignored, the output capacitor is given by:

$$C_{OUT} \geq \frac{I_O \times D_{MAX}}{\Delta V_{OUT} \times f_{SW}} \quad (42)$$

The output capacitor must have an enough RMS current rating to handle the maximum RMS current in the output capacitor, calculated by:

$$I_{COUT\_RMS} = I_O \times \sqrt{\frac{D_{MAX}}{1 - D_{MAX}}} \quad (43)$$




Figure 29. Output Voltage Ripple

Application Waveforms

Vin=5V, Vout=12V, unless otherwise noted




Figure 30. Power up(Iload=2A)




Figure 31. Power down(Iload=2A)




Figure 32. Shutdown entry




Figure 33. Shutdown remove




Figure 34. LoadTrans (Iload=0.5A-1.5A)




Figure 35. steady-state (Iload=2A)

## Layout Guideline






Figure 36. BOOST PCB Layout




**PACKAGE INFORMATION**



**TOP VIEW**




**BOTTOM VIEW**



**FRONT VIEW**



**SIDE VIEW**



**RECOMMENDED LAND PATTERN**


**NOTE:**

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
- 3) DRAWING MEETS JEDEC MO-187, VARIATION BA.
- 4) DRAWING IS NOT TO SCALE.


# SCT81621Q

## TAPE AND REEL INFORMATION

Orderable Device	Package Type	Pins	SPQ
SCT81621QMRDR	MSOP	10	4000



PRODUCT SPECIFICATIONS					
TYPE WIDTH	$\phi A$	$\phi N$	$W1(+2\sigma)$	$W2(\text{Max})$	$W3(\text{Max})$
12MM	$330 \pm 2.0$	$100 \pm 1.0$	124	18.4	11.9/15.4



**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee the third party Intellectual Property rights are not infringed upon when integrating Silicon Content Technology (SCT) products into any application. SCT will not assume any legal responsibility for any said applications.