

2.2V-5.5V Vin, 1A, 8uA IQ, Low-Dropout Regulator

FEATURES

Wide Input Range: 2.2V-5.5V
Maximum Output Current: 1A
Adjustable Voltage: 0.8V-5V

Output Voltage Accuracy:

➤ T_J= 25°C : ±1%

➤ T_J= -40°C~ 125°C : ±2%

Low Quiescent Current: 8uA

Ultra-Low Shutdown Current: 0.02uA

Low Dropout Voltage :

54mV at 200mA load current

➤ 143mV at 500mA load current

Support Output Capacitors Range:

> 2.2uF~220uF

 \triangleright Low-ESR: 0.001Ω~ 5 Ω

2.4ms Internal Soft-start Time

 Integrated Short-Circuit Protection with OCFB (Over Current Fold-back) Feature

• Enable pin is available

Over-Temperature Protection

Active Output Discharge

Available Package: DFN3x3-8

APPLICATIONS

- Battery-Powered Systems
- Automotive infotainment
- Navigation systems
- Portable appliances

DESCRIPTION

The SCT71010A00 product is a low-dropout linear regulator designed to operate with a wide input-voltage range from 2.2 V to 5.5 V and 1A output current with enable control. The SCT71010A00 product is stable with 2.2uF~220uF output capacitors, and 10uF ceramic capacitor is recommended.

Only 8-µA typical quiescent current at light load makes the SCT71010A00 product ideal choices for portable devices with battery power supply and an optimal solution for powering microcontrollers (MCUs) and CAN/LIN transceivers in always-on systems.


The SCT71010A00 product integrated short-circuit and overcurrent protection with OCFB (Over Current Foldback) feature, which makes the device more reliable during transient high-load current faults or shorting events.

The SCT71010A00 series products implements power good circuit (PG) which indicates that output voltage is in regulation. This signal could be used for power sequencing or as a microcontroller reset.

The SCT71010A00 product could adjust output voltage version with 0.8V feedback voltage and have active output discharge.

The SCT71010A00 product is available in DFN3x3-8 packages, for other package options, please contact SCT sales.

TYPICAL APPLICATION





For more information www.silicontent.com © 2023 Silicon Content Technology Co., Ltd. All Rights Reserved

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Revision 1.0: Release to production.


Revision 1.1: Update the Figure 8 and Figure 26 and thermal performance on page 20.

Revision 1.2: Add MSL level in device order information. Update tape and reel information.

DEVICE ORDER INFORMATION

Orderable Device	Output Voltage	Package	Package Marking	PINS	MSL	Transport Media, Quantity
SCT71010A00DTBR	Adjust	DFN3x3-8	0A00	8	1	Tape & Reel, 5000

PIN CONFIGURATION



SCT71010A00DTBR

DFN3x3-8 Package

PIN FUNCTIONS

DFN3x3-8/SCT71010A00:

NAME	NAME	PIN FUNCTION
1	VOUT	Regulated output voltage pin
2	VOUT	Regulated output voltage pin
3	FB	Feedback voltage pin
4	GND	Ground reference pin.
5	EN	Enable input pin. This pin has an internal resistor($R_{EN_pulldown}$) to hold the regulator off by default. A low voltage($V_{EN} < V_{EN_L}$) on this pin turns the regulator off and discharges the output pin to GND through an internal pulldown resistor($R_{discharge}$). A high voltage($V_{EN} > V_{EN_H}$) on this pin enables the regulator output. The pulldown resistor($R_{EN_pulldown}$). $R_{EN_pulldown}$ Is disconnected to reduce input current when $V_{EN} > V_{EN_H}$.
6	PG	Power-good pin
7	VIN	Input voltage pin
8	VIN	Input voltage pin
9	Thermal Pad	Connect the thermal pad to a large area GND plane for improved thermal performance.



2 For more information <u>www.silicontent.com</u> © 2023 Silicon Content Technology Co., Ltd. All Rights Reserved

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	MAX	UNIT
V _{IN}	Input voltage range	2.2	5.5	V
Vout	Output voltage range	0.8	5	V
V _{EN}	Enable input voltage	0	VIN	V
Cin	Input capacitor	2.2	ı	uF
Соит	Output capacitor	2.2	220	uF
ESR	Output capacitor ESR requirements	0.001	5	Ω
TJ	Operating junction temperature	-40	125	°C

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range unless otherwise noted (1)

PARAMETER	DEFINITION	MIN	MAX	UNIT
V _{IN}	Maximum input voltage range	-0.3	6	V
Vout	Maximum output voltage range	-0.3	6	V
V _{EN}	Maximum enable input voltage	-0.3	VIN	V
T _J ⁽²⁾	Junction temperature range	-40	150	°C
T _{stg}	Storage temperature range	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.

ESD RATINGS

PARAMETER	DEFINITION	MIN	MAX	UNIT
Vesd	Human Body Model(HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins ⁽¹⁾	-5	+5	kV
	Charged Device Model(CDM), per ANSI-JEDEC-JS-002-2014 specification, all pins ⁽²⁾	-1	+1	kV

⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.



⁽²⁾ The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.

⁽²⁾ JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

THERMAL INFORMATION

The value of $R_{\theta JA}$ and $R_{\theta JC}$ given in this table is only valid for comparison with other packages and cannot be used for design purposes. Because they were simulated in accordance with JESD 51-7. They do not represent the performance obtained in an actual application. For design information see Power Dissipation and Thermal Performance section.

The value of R_{0JA_EVM} is the tested results based on our EVM, and is more useful for thermal design. Even if it still do not represent the thermal performance of customer's PCB design, but it was a good starting point for thermal performance design.

The PCB information of our EVM: 4-layer,1oz Cu (inner 0.5oz Cu), 50mm x 30mm size.

The values given in this table are not a characteristic of package itself, but of many other system level characteristics such as the design and layout of the printed circuit board (PCB), thermal pad size, and external environmental factors. The PCB board is a heat sink that is soldered to the leads and thermal pad of the device. Changing the design or configuration of the PCB board changes the efficiency of the heat sink and therefore the actual values of the below table.

PARAMETER (4-layer)	THERMAL METRIC	DFN3X3-8	UNIT
R _θ JA ⁽¹⁾	Junction to ambient thermal resistance	78.05	
Ψ_{JT}	Junction-to-top characterization parameter	19.7	
Ψ_{JB}	Junction-to-board characterization parameter	36.11	°C/W
ReJCtop (2)	Junction to case thermal resistance	100	
R ₀ JA_EVM ⁽³⁾	junction to ambient thermal resistance	53.09	

- (1) $R_{\theta JA}$ is junction to ambient thermal resistance, based on JESD51-7.
- (2) R_{0JC} is junction to case thermal resistance, based on JESD51-7.
- (3) $R_{\text{0JA_EVM}}$ is junction to ambient thermal resistance, which is tested on SCT EVM.



ELECTRICAL CHARACTERISTICS

 V_{IN} =V_{OUT}+1V, C_{OUT}=10uF, T_J= -40°C~125°C, typical value is tested under 25°C.

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Power Supp	ply					
V _{IN}	Operating input voltage		2.2		5.5	V
V/	V _{IN} UVLO Threshold	V _{IN} rising		2	2.195	V
Vuvlo	Hysteresis			100		mV
	Charteless and form MINI win	EN=0, 2.2V≤V _{IN} ≤2.8V, T _J = 25°C		0.02	0.2	μA
Ishdn	Shutdown current from VIN pin	EN=0, 2.2V≤V _{IN} ≤2.8V, T _J = -40°C~125°C			1.2	μΑ
I.	Quiaccent current from CND nin	No load, V _{IN} =V _{OUT} +1V, T _J = 25°C		8	12	μΑ
lq 	Quiescent current from GND pin	No load, V _{IN} =V _{OUT} +1V, T _J = - 40°C~125°C			16	μA
Regulated C	Output Voltage and Current					
	Output voltage accuracy	lout=1mA , T _J = 25°C	-1%		1%	
V OU I	Output voltage accuracy	lout=1mA , T _J = -40°C~125°C	-2%		2%	
V_{REF}	Feedback voltage accuracy	T _J = 25°C	792	800	808	mV
V REF	reedback voltage accuracy	T _J = -40°C~125°C	784	800	816	mV
ΔV_OUT	Line regulation	V _{IN} =V _{OUT} +1V to 5.5V, lout=1mA		3	10	mV
Δ V 001	Load regulation	lout=1mA to 1A		10	20	mV
V_{DROP}		V _{IN} =V _{OUT} -0.1V ,lout =100mA		28		mV
	Dropout voltage ⁽¹⁾	V _{IN} =V _{OUT} -0.1V ,lout =200mA		54		mV
		V _{IN} =V _{OUT} -0.1V ,lout =500mA		143		mV
		V _{IN} =V _{OUT} -0.1V ,lout =1000mA		297		mV
Іоит	Output current	V _{OUT} in regulation	0		1000	mA
loc	Output current limit	Vout short to 90% × Vout , T _J = 25°C	1250	1500	1850	mA
		V _{OUT} short to 90% × V _{OUT} , T _J = - 40°C~125°C	1100		2000	mA
Isc	Short current limit	V _{OUT} =0V		510		mA
		V _{OUT} =1.2V,I _{OUT} =10mA, f=1kHz, C _{OUT} =10μF		47		dB
PSRR	Power supply rejection ratio ⁽²⁾	V _{OUT} =1.2V,I _{OUT} =10mA, f=10kHz, C _{OUT} =10μF		32		dB
		V _{OUT} =1.2V,I _{OUT} =10mA, f=100kHz, C _{OUT} =10μF		43		dB
Over Voltag	e Protection					
OVPH	overshoot of Vout when discharge occur	V _{IN} =3.3V		115%		
OVPL	overshoot of Vout when discharge disappear	V _{IN} =3.3V		110%		
OVP _{Hys}	overshoot of Vout hysteresis			5%		
Enable and	Soft-startup					
	Fuebla visio e there do 1.1	V _{EN_H_3.3} (V _{IN} =3.3V)		0.75	0.95	
V_{EN_H}	Enable rising threshold	V _{EN_H_5} (V _{IN} =5V)		0.867	1	V
V _{EN_L}	Enable falling threshold	V _{EN_L_3.3} (V _{IN} =3.3V)	0.45	0.66		V
▼ EN_L	Litable failing uneshold	$V_{EN_L_5}(V_{IN}=5V)$	0.5	0.685		V



SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
\	For a black have a board board and a sign	V _{EN_Hys_3.3} (V _{IN} =3.3V)		85		>/
V _{EN_Hys}	Enable threshold hysteresis	V _{EN_Hys_5} (V _{IN} =5V)		180		mV
I _{EN_0V}	Enable pin current	EN=0			0.2	μΑ
I _{EN_3.3V}	Enable pin current	EN=3.3V		0.01	0.2	μA
REN_pulldown	enable pulldown resistor			648		kΩ
Tss	Soft-start time			2.4		ms
Power Goo	d					
V _{PG_R}	PG rising threshold percentage	Vout/Vout(NOM), when Vout rising		88%		
V _{PG_F}	PG falling threshold percentage	Vout/Vout(NOM), when Vout falling		82%		
V _{PG_LOW}	PG output low voltage	PG sink 0.5mA		84		mV
R _{PG}	PG pull down resistor	R _{PG} =V _{PG_LOW} /0.5mA		168		Ω
I _{PG_LKG}	PG leakage current	PG=5V, V _{OUT} in regulation			0.2	uA
Td_ _{PGR}	PG signal turn to high delay	From V _{OUT} >0.88xV _{OUT(NOM)} to PG rising edge delay time		170		us
Td_ _{PGF}	PG signal turn to low delay	From Vout<0.82xVout(NOM) to PG falling edge delay time		88		us
Active Disc	harge					
Rdischarge	Low output NMOS on resistance	EN=0,V _{IN} =3.3V		133		Ω
Thermal Pro	otection					
T _{SD}	Thermal shutdown threshold ⁽³⁾	T _J rising		170		°C
ו פט		Hysteresis		15		°C

⁽¹⁾ The dropout voltage is defined as V_{IN} - V_{OUT} , when force V_{IN} is 100mV below the value of V_{OUT} for V_{IN} = $V_{OUT(NOM)}$ +1V.



⁽²⁾ PSRR is derived from bench characterization, not production test.

⁽³⁾ Thermal shutdown threshold is derived from bench characterization, not production test.

TYPICAL CHARACTERISTICS




Figure 1. Quiescent Current vs Output Current




Figure 3. Quiescent Current vs Ambient Temperature




Figure 5. Output Voltage vs Ambient Temperature at VOUT=1.8V




Figure 2. Quiescent Current vs Input Voltage, No load




Figure 4. Dropout Voltage vs Output Current




Figure 6. Output Voltage vs Input Voltage



TYPICAL CHARACTERISTICS (continued)




Figure 7. Output Voltage vs Output Current




Figure 9. Output Current Limit vs Ambient Temperature




Figure 8. Shutdown Current vs Ambient Temperature




Figure 10. Short Current Limit vs Ambient Temperature



TYPICAL CHARACTERISTICS (continued)




Figure 11. PSRR vs Frequency VIN=3.3V,VOUT=1.2V,Cf=33pF,COUT=10uF




Figure 12. PSRR vs Frequency VIN=3.3V,VOUT=1.2V,Cf=33pF,IOUT=10mA



TYPICAL CHARACTERISTICS (continued)




Figure 13. PSRR vs Frequency VIN=4.3V, Cf=33pF,COUT=10uF,IOUT=10mA




Figure 14. PSRR vs Frequency VIN=3.3V,VOUT=1.2V,Cf=33pF,COUT=10uF



FUNCTIONAL BLOCK DIAGRAM




Figure 15. Functional Block Diagram of Adjust Output Version

OPERATION

Overview

The SCT71010A00 product are 1A output current linear regulators with very low guiescent current. These voltage regulators operate from 2.2V to 5.5V DC input voltage with supporting 6V transient input voltage and consume 8µA quiescent current at no load.

The SCT71010A00 products are stable with 2.2uF~220uF output capacitors, and 10uF ceramic capacitor is recommended. An internal 2.4ms soft-start time avoids large inrush current and output voltage overshoot during startup.

The SCT71010A00 products also provide enable control which is very suitable for the applications needing sequence configuration. Other protection features include the VIN input under-voltage lockout, over current protection, output hard short protection with OCFB and thermal shutdown protection.

The SCT71010A00 products are available in adjustable voltage from 0.8V to 5V with 1% output voltage accuracy at room temp and 2% output voltage accuracy over-full temperature range. The product is available in DFN3x3-8 packages.

If you need a new output voltage version or a new package option, please feel free to contact SCT sales.

Output Enable

The enable pin (EN) is active high. Enable the device by forcing the voltage of the enable pin to exceed the minimum EN pin high-level input voltage. Turn off the device by forcing the voltage of the enable pin to drop below the maximum EN pin low-level input voltage. If shutdown capability is not required, connect EN to IN.

This EN circuit has an pulldown resistor(R_{EN_pulldown}) disconnected to reduce input current when the output is enabled, and connected when EN pin low to disable the output. Floating the EN pin is not suggestion.

Regulated Output Voltage

The SCT71010A00 product provide adjustable output which can adjust the output voltage from 0.8V to 5V. When the input voltage is higher than V_{OUT(NOM)}+V_{DROP}, output pin is the regulated output based on the selected voltage version. When the input voltage falls below Vout(NOM)+VDROP, output pin tracks the input voltage minus the dropout voltage based on the load current. When the input voltage drops below UVLO threshold, the output keeps shut off.

If you need a new output voltage version or a new package option, please feel free to contact SCT sales.

Output Discharge

The SCT71010A00 product has an internal pulldown MOSFET that connects an RPULLDOWN resistor to ground when the device is disabled to actively discharge the output voltage. The active discharge circuit is activated by the enable pin.

Do not rely on the active discharge circuit to discharge the output voltage after the input supply has collapsed because reverse current can possibly flow from the output to the input. This reverse current flow can cause damage to the device, especially when a large output capacitor is used. Limit reverse current to no more than 5% of the device rated current for a short period of time.

Over Current Limit and Foldback Current Limit

The SCT71010A00 product has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a hybrid brick-wall foldback scheme. The current limit transitions from a brick-wall scheme to a foldback scheme at the foldback voltage (VFOLDBACK). In a high-load current fault with the output voltage above V_{FOLDBACK}, the brick-wall scheme limits the output current to the current limit (I_{OC}). When the output voltage drops below V_{FOLDBACK}, a foldback current limit activates that scales back the current limit. When the output is shorted, the device supplies a typical current called the short-circuit current limit (Isc). loc and Isc are listed in the Electrical Characteristics table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the regulator begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN}-V_{OUT})\times I_{OC}]$. When the output is shorted and the output voltage is less than $V_{FOLDBACK}$, the pass transistor dissipates power $[(V_{IN}-V_{OUT})\times I_{SC}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition persists, the device cycles between current limit and thermal shutdown.




Figure 16. Current Limit with Foldback Feature

Internal Soft-Start

The SCT71010A00 product integrates an internal soft-start circuit that ramps the reference voltage from zero volts to 0.8V reference voltage in 2.4ms. If the EN pin is pulled below 0.66V, LDO will be shut off and the internal soft-start resets. The soft-start also resets during shutdown due to thermal overloading.

Below figure shows the startup waveform at small output capacitor and large output capacitor. When output capacitor is small, for example 10uF, the slope of VOUT is limit by soft-start. When output capacitor is large, for example 100uF, the slope of VOUT is limited by foldback current limit (Isc) at VOUT<VFOLDBACK, and the slope of VOUT is limited by over current limit (Ioc), when VOUT> VFOLDBACK.

In SCT71010A00 product, typical Tss is 2.4ms, and typical Ioc is 1450mA and typical Isc is 480mA, could use the following formula for initial startup time calculation.




Figure 17. Soft-start Waveform vs Output Capacitor




Power-Good and Power-Good Delay

The power-good (PG) pin is an open-drain output and can be connected to any 5V or lower rail through an external pull-up resistor. The PG output is high-impedance when VOUT is greater than the PG trip threshold ($V_{PG_R}=88\% \ x V_{OUT(NOM)}$). If VOUT drops below $V_{PG_F}=82\% \ x V_{OUT(NOM)}$, the open-drain output turns on and pulls the PG output low. If output voltage monitoring is not needed, the PG pin can be left floating or connected to GND.

The power-good delay time (Td_{PGR}) is defined as the time period from when V_{OUT} exceeds the PG trip threshold voltage (V_{PG_R}) to when the PG output is high. This power-good delay time is set by an internal time, which is 170us typical. The power-good deglitch time (Td_{PGF}) is defined as the time period from when V_{OUT} fall below the PG trip threshold voltage (V_{PG_F}) to when the PG output is low. This power-good deglitch time is set by an internal time, which is 88us typical. If the power-good delay time is not enough for some application, could try to connect a capacitor from PG pin to GND and using PG pull-up resistor and this capacitor generate extra delay time to meet your design.

To ensure proper operation of the power-good feature, maintain $V_{IN} \ge 2.2V$ (V_{IN_MIN}). It allows connections of PG pin to circuit with the same or different power supply voltage to the LDO's VOUT level. Below are the connections examples.






Figure 18. PG Connected to LDO's Ouput

Figure 19. PG Connected to the other Power Supply

Below figure shows the startup and shutdown situation when slow power up and power down.

At the point 0, the input voltage starts to rise from 0 to 5V, LDO is in shutdown (because VIN is below its UVLO threshold) and output voltage is 0V.

At the point 1, the VIN voltage reaches UVLO threshold level and LDO starts charging of output capacitor. VOUT rising speed is defined by internal soft-start function.

At the point 2, the VOUT voltage reaches almost the VIN voltage as it rises faster and LDO gets into dropout region. The difference between VIN and VOUT is the dropout voltage.

At the point 3, the VOUT reaches PG threshold (V_{PG_R}=88% x V_{OUT(NOM)}) and from this point LDO counts the power good delay time (Td _{PGR}). After this delay, the PG pin rises to high level showing that VOUT is ok.

At the point 4, the VOUT reaches its nominal value (3.3V) as the VIN starts to be higher than $(V_{OUT(NOM)} + V_{DROP})$ and LDO gets into regulation region.

At the point 5, as the VIN voltage slow power down and LDO returns to dropout region again.

At the point 6, the VOUT drops below PG threshold (V_{PG_F}=82% x V_{OUT(NOM)}) and LDO starts counting the power good deglitch time (Td_PGF), which filters fast VOUT undershoots(caused for example by line/load transient responses). After this delay, the PG output is shorted to 0 V level to highlight "power fail" state.

At the point 7, the VIN voltage is lower than input voltage UVLO threshold minus UVLO hysteresis level and LDO goes into the shutdown state.






Figure 20. Startup and Shutdown Example —SCT71010 Series

Thermal Shutdown

This device incorporates a thermal shutdown (T_{SD}) circuit as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the T_{SD} trip point. The junction temperature exceeding the T_{SD} trip point causes the output to turn off. When the junction temperature falls below the T_{SD} trip point minus thermal shutdown hysteresis, the output turns on again.



APPLICATION INFORMATION

Typical application 1:




Figure 21. SCT71010A00 Typical Application Schematic

Design Parameters

Design Parameters	Example Value
Input Voltage	5V Normal, 2.2V~5.5V
Output Voltage	0.8V~5V
Maximum Output Current	1A
Output Capacitor Range (Cout)	2.2uF~22uF , recommends 10uF
Input Capacitor Range (C _{IN})	>2.2uF , recommends 10uF

Typical application 2:




Figure 22. SCT71010A00 Typical Application Schematic with Reverse Polarity Diode

Design Parameters

Design Parameters	Example Value
Input Voltage	5V Normal, 2.2V~5.5V
Output Voltage	0.8V~5V
Maximum Output Current	1A
Output Capacitor Range (Cout)	2.2uF~22uF , recommends 10uF
Input Capacitor Range (C _{IN})	>2.2uF , recommends 10uF

In some applications, the VIN and the VOUT potential might be reversed, possibly resulting in circuit internal damage or damage to the elements. For example, the accumulated charge in the output pin capacitor flowing



backward from the VOUT to the VIN when the VIN shorts to the GND. In order to minimize the damage in such case, use a capacitor with a capacitance less than 220µF. Also by inserting a reverse polarity diode in to the VIN, it can prevent reverse current from reverse battery connection or the case, when the point A is short-circuited GND. If there may be any possible case point B is short-circuited to GND, we also recommend using a bypass diode between the VIN and the VOUT.

Typical application 3:




Figure 23. SCT71010A00 Typical Application Schematic with Large Output Capacitor

Design Parameters

200.9				
Design Parameters	Example Value			
Input Voltage	5V Normal, 2.2V~5.5V			
Output Voltage	0.8V~5V			
Maximum Output Current	1A			
Output Capacitor Range (Cout1 and ESR)	2.2uF~220uF with ESR=0.5Ω~5Ω			
Output Capacitor Range (Cout2)	recommends 10uF with low ESR			
Input Capacitor Range (C _{IN})	>2.2uF , recommends 10uF			

Output Voltage

The output voltage is set by an external resistor divider R1 and R2 in typical application schematic. Recommended R2 resistance is $100k\Omega$. Use equation 2 to calculate R1.

$$R_1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) * R_2 \tag{2}$$

where:

V_{REF} is the feedback reference voltage, typical 800mV

Table 1: Compensation Values for Typical Output Voltage/Capacitor Combinations

Vout/V	COUT/uF	Cf/pF	R1/kΩ	R2/kΩ	COUT1/uF (optional)	ESR/Ω
1.2	10	33	49.9	100	220	1
1.8	10	33	124	100	220	1
2.4	10	33	200	100	220	1
3.3	10	33	309	100	220	1
5	10	33	523	100	220	1

Input Capacitor and Output Capacitor

SCT recommends adding a $2.2\mu F$ or greater capacitor with a $0.1\mu F$ bypass capacitor in parallel at VIN pin to keep the input voltage stable. Aluminum electrolytic capacitor or other capacitor with high capacitance is suggested for the system power with large voltage spike. The voltage rating of the capacitors must be greater than the maximum input voltage

To ensure loop stability, the SCT71010A00 product requires an output capacitor with a minimum effective capacitance value of $2.2\mu F$. And the product could support output capacitor range from $2.2\mu F$ to $220\mu F$ and with an ESR range between 0.001Ω and 5Ω . SCT recommends selecting a X5R- or X7R-type $4.7\mu F$ 10 μF 10 ceramic capacitor with low ESR over temperature range to improve the load transient response.

To further improve loop stability, we recommend using feed forward capacitors. The specific values can refer to the Figure 24 and Figure 25.

When using large output capacitor with higher ESR resistor, for example 100 μ F output electrolytic capacitor with 10 ESR resistor in the application, SCT recommends adding extra 10 μ F low ESR output capacitor parallel connection with the large electrolytic capacitor, this will eliminate the undershoot/overshoot voltage caused by the large ESR resistor and get better load transient performance.






Figure 24. SCT71010A00 Feed Forward Capacitors recommend(R2=100kΩ,VOUT=1.8V)




Figure 25. SCT71010A00 Feed Forward Capacitors recommend(R2=10kΩ,VOUT=1.8V)



Power Dissipation and Thermal Performance

Power dissipation caused by voltage drop across the LDO and by the output current flowing through the device needs to be dissipated out from the chip. The maximum junction temperature is dependent on power dissipation, package, the PCB layout, number of used Cu layers, Cu layers thickness and the ambient temperature.

During normal operation, LDO junction temperature should not exceed 150°C, or else it may result in deterioration of the properties of the chip. Using below equations to calculate the power dissipation and estimate the junction temperature.

The power dissipation can be calculated using Equation 3. Because I_{GND} « I_{OUT}, the term V_{IN} x I_{GND} in Equation 3 could be ignored.

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND}$$
(3)

The junction temperature can be estimated using Equation 4. R_{0JA_EVM} is the junction-to-ambient thermal resistance based on customer's PCB. Verify the application and allow sufficient margins in the thermal design by the following method is used to calculate the junction temperature T_J.

$$T_J = T_A + P_D \times R_{\theta JA_EVM} \tag{4}$$

Reja_evm is a critical parameter and depends on many factors such as the following:

- Power dissipation
- · Air temperature/flow
- PCB area
- Copper heat-sink area
- · Number of thermal vias under the package
- · Adjacent component placement

For the SCT71010A00 product, the maximum allowable power dissipation of different packages was listed in the following table, and the test results are based on our EVM board, larger power dissipation will trigger thermal shutdown protection. As a result, we could calculate the R_{0JA_EVM} of different packages. The following table is just for your reference based on our EVM test, please leave enough margin when you design thermal performance.

The PCB information of our EVM: 4-layer, 1oz Cu (inner 0.5oz Cu), 50mm x 30mm size.

Thermal Performance of Different Packages Based on EVM Test

Package	Max Allowable PD (W) (Not Trigger TSD,VOUT=1.8V)	Max Allowable PD (W) (TJ≤125℃)	R _{θJA_EVM} (°C/W)
DFN3X3-8	2.73	1.88	53.09



THERMAL CHARACTERISTICS




Figure 26. Maximum Output Current vs Input Voltage, VOUT=1.8V of DFN3X3 , $T_J \le TSD_R$




Figure 27. Maximum Output Current vs Input Voltage, DFN3X3,TJ ≤ 125°C




Figure 28. Maximum Allowed Power Dissipation vs Ambient Temperature, DFN3X3,TJ \leq 125 $^{\circ}$ C



Application Waveforms

Vin=Vout +1V, unless otherwise noted




Figure 29. Power up (Iload=10mA)

Figure 30. Power down (Iload=10mA)




Figure 31. Slow Power up (Iload=10mA)

Figure 32. Slow Power down (Iload=10mA)




Figure 33. DC-DC Load Transient

Figure 34. DC-DC Load Transient (250mA-750mA),Vouτ=3.3V

(100mA-900mA), VOUT=3.3V



Application Waveforms(Continued)

Vin=Vout +1V, unless otherwise noted




Figure 35. Enable (Iload=10mA)

Figure 36. Disable (Iload=10mA)




Figure 37. Enter Short Circuit Protection

Figure 38. Exit Short Circuit Protection




Figure 39. Enter Over Temperature Protection(Vin=5.5V)

Figure 40. Exit Over Temperature Protection(Vin=5.5V)



Layout Guideline

Proper PCB layout is a critical for SCT71010's stability, transient performance and good regulation characteristics. For better results, follow these guidelines as below:

- 1. Both input capacitors and output capacitors must be placed as close to the device pins as possible.
- 2. It is recommended to bypass the input pin to ground with a $0.1\mu\text{F}$ bypass capacitor. The loop area formed by the bypass capacitor connection, V_{IN} pin and the GND pin of the system must be as small as possible.
- 3. It is recommended to use wide trace lengths or thick copper weight to minimize I×R drop and heat dissipation.
- 4. To improve the thermal performance of the device, and maximize the current output at high ambient temperature, SCT recommends spreading the copper under the thermal pad as far as possible and placing enough thermal vias on the copper under the thermal pad.
- 5. If using large electrolytic capacitor with high ESR resistor, SCT recommends adding a 10uF low ESR capacitor parallel connection with the large electrolytic capacitor.





Figure 41. PCB Layout Example

SCT71010A00DTBR




PACKAGE INFORMATION




TOP VIEW

BOTTOM VIEW



SIDE VIEW



NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220. 5) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN


DFN3x3-8 Package Outline Dimensions

NOTE:

- Drawing proposed to be made a JEDEC package outline MO-220 variation.
- Drawing not to scale.
- All linear dimensions are in millimeters. 3.
- 4. Thermal pad shall be soldered on the board.
- 5. Dimensions of exposed pad on bottom of package do not include mold flash.
- Contact PCB board fabrication for minimum solder mask web tolerances between the pins.



TAPE AND REEL INFORMATION



NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee the third party Intellectual Property rights are not infringed upon when integrating Silicon Content Technology (SCT) products into any application. SCT will not assume any legal responsibility for any said applications.

