

4.4V-65V Vin, 2A, High Efficiency Synchronous Step-down DCDC Converter

FEATURES

- Qualified for Automotive Applications
- AEC-Q100 Qualified with the Following Results:
 - Device Temperature Grade 1: -40°C to 125°C
 - Ambient Operating Temperature Range
- Wide Input Voltage Range: 4.4V-65V
- Continuous Output Current: 2A
- 1V±1% Feedback Reference Voltage at 25°C
- Integrated MOSFETs 320mΩ / 160mΩ R_{dson}
- Low shutdown current: 0.6uA
- Low Quiescent Current: 36uA
- Pulse Skipping Mode (PSM) in Light-Load
- Frequency 400kHz
- External Clock Synchronization
- 3.5ms Internal Soft-start Time
- Power Good Indicator
- Random Spread Spectrum option for reduced EMI
- Low Dropout Function and Minimum On Time Function
- Precision Enable Threshold for adjustable Input Voltage Under-Voltage Lock Out Protection (UVLO) Threshold and Hysteresis
- Support start-up with pre-biased output
- Over-voltage and Over-Temperature Protection
- ESOP-8L Package

APPLICATIONS

- Automotive Power System
- DVR
- Other Automotive Applications

DESCRIPTION


The SCT2621Q is 2A synchronous buck converters with wide input voltage, ranging from 4.4V to 65V, which integrates a 320mΩ high-side MOSFET and a 160mΩ low-side MOSFET. The SCT2621Q, adopting the peak current mode control, supports the Pulse Skipping Modulation (PSM) with typical 36uA low quiescent current which assists the converter on achieving high efficiency at light load or standby condition.

The SCT2621Q features an internal 3.5ms soft-start time to avoid large inrush current and output voltage overshoot during startup. The switching frequency is 400kHz. The SCT2621Q integrates LDO function and minimum on time function, so it can support normal operation within a wide range of duty cycles.


The SCT2621Q is an Electromagnetic Interference (EMI) friendly buck converter with implementing optimized design for EMI reduction. The SCT2621Q features Frequency Spread Spectrum FSS use a pseudorandom frequency hopping with ±8% jittering span of the switching frequency to reduce the conducted EMI.

The SCT2621Q offers cycle-by-cycle current limit and hiccup over current protection, thermal shutdown protection, output over-voltage protection and input voltage under-voltage protection. The device is available in ESOP-8L package.

TYPICAL APPLICATION



4.4V-65V, Synchronous Buck Converter



Efficiency, F_{sw}=400kHz, V_{out}=5V

SCT2621Q

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Revision 0.8: Customer samples.

Revision 0.81: Update relevant parameters based on the latest batch test data.

Revision 0.82: Update PIN 6 to TM and Figure 23, update V_{REF} accuracy to 2.5% across the entire temperature range.

DEVICE ORDER INFORMATION

ORDERABLE DEVICE	PACKAGING TYPE	STANDARD PACK QTY	PACKAGE MARKING	PINS	PACKAGE DESCRIPTION	MSL
SCT2621QSTER	Tape & Reel	4000	2621Q	8	ESOP-8L	TBD

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature unless otherwise noted ⁽¹⁾

DESCRIPTION	MIN	MAX	UNIT
VIN, EN ⁽²⁾	-0.3	85	V
BOOT	-0.3	91	V
SW	-0.3	85	V
SW (<10ns) ⁽³⁾	-3	85	V
BOOT-SW	-0.3	6	V
FB	-0.3	6	V
PG	-0.3	20	V
Operating junction temperature T _J ⁽⁴⁾	-40	150	°C
Storage temperature T _{STG}	-65	150	°C

PIN CONFIGURATION




Figure 1. 8-Lead Plastic ESOP

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.
- (2) The max VIN transient voltage is guaranteed by design and verified on bench.
- (3) This applies to the ringing voltage generated by itself, not externally applied voltage.
- (4) The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C when over temperature protection is active. Continuous function above the specified maximum operating junction temperature will reduce lifetime.

PIN FUNCTIONS

NAME	NO.	PIN FUNCTION
GND	1	Ground
VIN	2	Input supply voltage. Connect a local bypass capacitor from VIN pin to GND pin. Path from VIN pin to high frequency bypass capacitor and GND must be as short as possible.
EN	3	Enable input to regulator. High = ON, low = OFF. Can be connected directly to VIN. The tap of resistor divider from VIN to GND connecting EN pin can adjust the input voltage lockout threshold. Do not float.
PG	4	Open-drain power-good flag output. Connect to a suitable voltage supply through a current limiting resistor. High = power OK, low = power bad. The flag pulls low when EN = low. Can be left open when not used.
FB	5	Inverting input of the trans-conductance error amplifier. The tap of external feedback resistor divider from the output to GND sets the output voltage. The device regulates FB voltage to the internal reference value of 1V typical.

TM	6	Test mode pin for factory use only. Connect TM to ground or leave floating.
BOOT	7	Power supply bias for high-side power MOSFET gate driver. Connect a 0.1uF capacitor from BOOT pin to SW pin. Bootstrap capacitor is charged when SW voltage is low.
SW	8	Regulator switching output. Connect SW to an external power inductor.
Thermal Pad	9	Heat dissipation path of die. Electrically connection to GND pin. Must be connected to ground plane on PCB for proper operation and optimized thermal performance.

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range unless otherwise noted.

PARAMETER	DEFINITION	MIN	MAX	UNIT
V _{IN}	Input voltage range	4.4	65	V
V _{OUT}	Output voltage range	1	40	V
T _J	Operating junction temperature	-40	150	°C

ESD RATINGS

PARAMETER	DEFINITION	MIN	MAX	UNIT
V _{ESD}	Human Body Model (HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins ⁽¹⁾	-3	3	kV
	Charged Device Model (CDM), per ANSI-JEDEC-JS-002-2014 specification, all pins ⁽²⁾	-1	1	kV

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

THERMAL INFORMATION

PARAMETER	THERMAL METRIC	ESOP-8L	UNIT
R _{θJA} ⁽¹⁾⁽²⁾	Junction to ambient thermal resistance	35.28	°C/W
Ψ _{JT} ⁽²⁾	Junction-to-top characterization parameter	6.04	
Ψ _{JB} ⁽²⁾	Junction-to-board characterization parameter	14.39	
R _{θJctop} ⁽¹⁾⁽²⁾	Junction to case thermal resistance	71.13	
R _{θJB} ⁽²⁾	Junction-to-board thermal resistance	14.82	
R _{θJA_EVM} ⁽³⁾	Junction to ambient thermal resistance (EVM)	26.33	
Ψ _{JT_EVM} ⁽³⁾	Junction-to-top characterization parameter (EVM)	3.96	

(1) SCT provides R_{θJA} and R_{θJC} numbers only as reference to estimate junction temperatures of the devices. R_{θJA} and R_{θJC} are not a characteristic of package itself, but of many other system level characteristics such as the design and layout of the printed circuit board (PCB) on which the SCT2621Q is mounted, thermal pad size, and external environmental factors. The PCB board is a heat sink that is soldered to the leads and thermal pad of the SCT2621Q. Changing the design or configuration of the PCB board changes the efficiency of the heat sink and therefore the actual R_{θJA} and R_{θJC}.

(2) Measured on JESD51-7, 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7 and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.

(3) Measured on SCT standard EVM: SCT2621Q Demo Board, 1oz copper thickness, 75mm x 65mm, 4-layer PCB.

SCT2621Q

ELECTRICAL CHARACTERISTICS

$V_{IN}=24V$, $T_J=-40^{\circ}C\sim 125^{\circ}C$, typical value is tested under $25^{\circ}C$.

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Power Supply						
V_{IN}	Operating input voltage		4.4		65	V
V_{IN_UVLO}	Input UVLO Threshold Hysteresis	V_{IN} rising		3.55 300	4.4	V mV
I_{SHDN}	Shutdown current from VIN pin	EN=0		0.6	1.3	μA
I_Q	Quiescent current from VIN pin	EN floating, non-switching, BOOT-SW=5V		36	60	μA
$I_{Active_EVM}^*$	Active current from VIN pin	$V_{IN}=48V$, $V_{OUT}=5V$, no-load		50		μA
Power MOSFETs						
R_{DSON_H}	High-side MOSFET on-resistance	$V_{BOOT}-V_{SW}=4.2V$		320	580	m Ω
R_{DSON_L}	Low-side MOSFET on-resistance			160	300	m Ω
Reference						
V_{REF}	Reference voltage of FB	$T_J=25^{\circ}C$ $T_J=-40\sim 125^{\circ}C$	0.99 0.975	1	1.01 1.025	V
Current Limit and Over Current Protection						
I_{LIM_HS}	High-side power MOSFET peak current limit threshold		2.4	3.2	4	A
I_{LIM_LS}	Low-side power MOSFET sourcing current limit threshold	$T_J=25^{\circ}C$ $T_J=-40\sim 125^{\circ}C$	2.05 1.6	2.3	2.5 2.9	A
I_{ZC}^*	Zero cross detector threshold			20		mA
V_{Hiccup}^*	Hiccup trigger threshold voltage on FB pin			0.375		V
$t_{Hiccup_delay}^*$	Delay time of Hiccup trigger			256		cycle
$t_{Hiccup_wait}^*$	Hiccup protection turn-off time			68		ms
$I_{PEAK_MIN}^*$	Minimum inductor peak current at PSM mode			0.5		A
Enable and Soft Startup						
V_{EN_H}	Enable high threshold			1.25	1.5	V
V_{EN_L}	Enable low threshold		0.85	1.1		V
$V_{EN_WAKE_H}$	Internal logic wake-up voltage			0.79	1.1	V
$V_{EN_WAKE_L}$	Internal logic shutdown voltage		0.32	0.66		V
t_{SS}	Internal soft start time		1	3.5	7	ms
t_{SS2}	Time from first SW pulse to release of hiccup lockout if output not in regulation		7	11.5	20	ms
Switching Frequency and External Clock Synchronization						
F_{SW}	Switching frequency	$T_J=25^{\circ}C$	360	400	440	kHz
F_{JITTER}	Frequency spread spectrum in percentage of F_{sw}			± 8		%
$t_{ON_MIN}^*$	Minimum on-time			160		ns
$t_{OFF_MIN}^*$	Minimum off-time			250		ns

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
t_{LDO}^*	Maximum on time in LDO mode			7		us
Power Good						
V_{PG_UV}	Power-good flag under voltage tripping threshold	POWER GOOD (% of FB voltage)		89		%
		POWER BAD (% of FB voltage)		87		%
V_{PG_OV}	Power-good flag over voltage tripping threshold	POWER BAD (% of FB voltage)		112		%
		POWER GOOD (% of FB voltage)		110		%
V_{PG_LOW}	Power-good low level output voltage	IPull-Up = 1 mA		85		mV
t_{PG_delay}	Delay time of Power-good signal			50		us
R_{PG}	Power-Good on-resistance			85		Ω
Protection						
V_{BOOTUV}		BOOT-SW falling		2.8		V
T_{SD}^*	Thermal shutdown threshold	T_J rising		168		$^{\circ}C$
		Hysteresis		15		$^{\circ}C$

*Derived from bench characterization

TYPICAL CHARACTERISTICS




Figure 2. Efficiency, $F_{sw}=400kHz$, $V_{OUT}=5V$




Figure 3. Efficiency, $F_{sw}=400kHz$, $V_{OUT}=12V$




Figure 4. Load Regulation ($V_{IN}=48V$, $V_{OUT}=5V$)




Figure 5. Line Regulation ($V_{OUT}=5V$, $I_{LOAD}=2A$)




Figure 6. Quiescent current VS Temperature




Figure 7. HS $R_{DS(on)}$ VS Temperature

FUNCTIONAL BLOCK DIAGRAM




Figure 8. Functional Block Diagram

OPERATION

Overview

The SCT2621Q is a 4.4V-65V input, 2A output, EMI friendly synchronous buck converter with built-in 320mΩ R_{ds(on)} high-side and 160mΩ R_{ds(on)} low-side power MOSFETs. It implements constant frequency peak current mode control to regulate output voltage, providing excellent line and load transient response and simplifying the external frequency compensation design.

The switching frequency is 400kHz. The SCT2621Q features an internal 3.5ms soft-start time to avoid large inrush current and output voltage overshoot during startup. The device also supports monolithic startup with pre-biased output condition. The seamless mode-transition between PWM mode and PSM mode operations ensure high efficiency over wide load current range. The quiescent current is typically 36uA under no load or sleep mode condition to achieve high efficiency at light load.

The EN pin is a high-voltage pin with a precision threshold that can be used to adjust the input voltage lockout thresholds with two external resistors to meet accurate higher UVLO system requirements. Connecting EN pin to VIN directly starts up the device automatically.

SCT2621Q achieves ±8% random spread spectrum modulation expansion centered on the set switching frequency. The purpose of spread spectrum is to eliminate peak emissions at specific frequencies by spreading these emissions across a wider range of frequencies rather than apart with fixed frequency operation.

The SCT2621Q full protection features include the input under-voltage lockout, the output over-voltage protection, over current protection with cycle-by-cycle current limiting and hiccup mode, output hard short protection and thermal shutdown protection.

Peak Current Mode Control

The SCT2621Q employs fixed frequency peak current mode control. An internal clock initiates turning on the integrated high-side power MOSFET Q1 in each cycle, then inductor current rises linearly. When the current through high-side MOSFET reaches the threshold level set by the COMP voltage of the internal error amplifier, the high-side MOSFET turns off. The synchronous low-side MOSFET Q2 turns on till the next clock cycle begins or the inductor current falls to zero.

The error amplifier serves the COMP node by comparing the voltage of the FB pin with an internal 1.0V reference voltage. When the load current increases, a reduction in the feedback voltage relative to the reference raises COMP voltage till the average inductor current matches the increased load current. This feedback loop well regulates the output voltage to the reference. The device also integrates an internal slope compensation circuitry to prevent sub-harmonic oscillation when duty cycle is greater than 50% for a fixed frequency peak current mode control.

Pulse Skipping Mode (PSM) Function

The SCT2621Q operates in Pulse Skipping Mode (PSM) with light load current to improve efficiency. When the load current decreases, an increment in the feedback voltage leads COMP voltage drop. When COMP falls to a low clamp threshold, device enters PSM. The output voltage decays due to output capacitor discharging during skipping period. Once FB voltage drops lower than the reference voltage, and the COMP voltage rises above low clamp threshold, then high-side power MOSFET turns on in next clock pulse. After several switching cycles with typical I_{peak} inductor current, COMP voltage drops and is clamped again and pulse skipping mode repeats if the output continues light loaded. To better reduce power consumption within the full input voltage range, SCT2621Q will correspond to different I_{peak} at different input voltages. According to the duty cycle, the minimum value of I_{peak} is 0.5A and the maximum value is 0.8A.

This control scheme helps achieving higher efficiency by skipping cycles to reduce switching power loss and gate drive charging loss. The controller consumption quiescent current is 36uA during skipping period with no switching to improve efficiency further.

Enable and Under Voltage Lockout Threshold

The SCT2621Q is enabled when the VIN pin voltage rises above 3.55V and the EN pin voltage exceeds the enable threshold of 1.25V. The device is disabled when the VIN pin voltage falls below 3.25V or when the EN pin voltage is below 1.1V. For the device to remain in shutdown mode, apply a voltage below 0.66V to the EN pin. In shutdown mode, the quiescent current drops to 0.6uA (typical). At a voltage above 0.79 and below 1.25V, the internal logic circuit will be turned on, which will consume a certain amount of current.

The EN pin is a high voltage pin and cannot be left open or floating. The simplest way to enable the operation of the SCT2621Q is to connect the EN to VIN. This allows self-start-up of the SCT2621Q when VIN is within the operating range.

For a higher system UVLO threshold, connect an external resistor divider (R1 and R2) shown in Figure 9 from VIN to EN. The UVLO rising and falling threshold can be calculated by Equation 1 and Equation 2 respectively.

$$R_1 = R_2 \times \left(\frac{V_{rise}}{1.25} - 1 \right) \quad (1)$$

$$V_{fall} = 1.1 \times \left(\frac{V_{rise}}{1.25} \right) \quad (2)$$

Where:

- V_{rise} is rising threshold of Vin UVLO
- V_{fall} is falling threshold of Vin UVLO




Figure 9. System UVLO by enable divide

Output Voltage

The SCT2621Q regulates the internal reference voltage at 1V with $\pm 2.5\%$ tolerance over the operating temperature and voltage range. The output voltage is set by a resistor divider from the output node to the FB pin. It is recommended to use 1% tolerance or better resistors. Use Equation 3 to calculate resistance of resistor dividers. To improve efficiency at light loads, larger value resistors are recommended. However, if the values are too high, the regulator will be more susceptible to noise affecting output voltage accuracy.

$$R_{FB_TOP} = \left(\frac{V_{OUT}}{V_{REF}} - 1 \right) * R_{FB_BOT} \quad (3)$$

Where:

- R_{FB_TOP} is the resistor connecting the output to the FB pin.
- R_{FB_BOT} is the resistor connecting the FB pin to the ground.

Internal Soft Start and Soft Start Tracking

The SCT2621Q integrates an internal soft-start circuit that ramps the reference voltage from zero voltage to 1.0V reference voltage in t_{SS} . Soft start is triggered by any of the following conditions:

- The device is activated through EN or VIN UVLO.
- Recovery from a hiccup waiting period or shutdown due to overtemperature protection.

During soft start, hiccup is disabled. These actions together provide start-up with limited inrush currents and allow the use of larger output capacitors and higher loading conditions that cause current to border on current limit during start-up without triggering hiccup. Hiccup is enabled once output reaches regulation or time exceeds t_{SS2} , whichever happens first.

When the output voltage drops below the set value, the soft start voltage will track the decrease in output voltage in a certain proportion. This situation may occur under the following conditions:

- When the input voltage is too low to maintain the set output voltage.

SCT2621Q

- When overcurrent occurs causing a decrease in output voltage.

When the above conditions are removed, the output voltage will still increase under soft start. But it should be noted that if the output voltage drops below 37.5% due to overcurrent, hiccup will be triggered.

Frequency Spread Spectrum

To reduce EMI, the SCT2621Q implements Frequency Spread Spectrum (FSS). The purpose of spread spectrum is to eliminate peak emissions at specific frequencies by spreading these emissions across a wider range of frequencies rather than apart with fixed frequency function. In most systems containing the SCT2621Q, low frequency-conducted emissions from the first few harmonics of the switching frequency can be easily filtered.

The FSS circuit uses pseudo-random frequency hopping to vary the switching frequency within a specific range. The jittering span is $\pm 8\%$ of the switching frequency. The spread spectrum is only available while the clock of the SCT2621Q devices is free running at their natural frequency. Any of the following conditions overrides spread spectrum, turning it off:

- The clock is reduced during LDO function.
- The clock is reduced at light load in PSM.
- The clock is reduced during minimum on time function.

Bootstrap Voltage Regulator and BOOT UVLO

An external bootstrap capacitor between BOOT pin and SW pin powers the floating gate driver to high-side power MOSFET. The bootstrap capacitor voltage is charged from an integrated voltage regulator when high-side power MOSFET is off and low-side power MOSFET is on. A boot diode is integrated on the SCT2621Q die to minimize external component count.

The UVLO of high-side MOSFET gate driver has threshold of 2.8V. When the voltage across bootstrap capacitor drops below 2.8V, BST UVLO occurs, the voltage at bootstrap capacitor is insufficient to drive high-side MOSFET fully on. The converter forces turning on low-side MOSFET periodically to refresh the voltage of bootstrap capacitor to guarantee the converter's function.

Low Drop-out Function

At a given clock frequency, duty cycle is limited by minimum off time. During the condition of low voltage difference from the input to the output, to maintain the output voltage from falling, the SCT2621Q extends on time past the end of the clock cycle until the required peak inductor current is achieved. The clock is allowed to start a new cycle once peak inductor current is achieved or once a predetermined maximum on time (t_{LDO}) of approximately 7 μ s passes. As a result, to ensure that the output voltage can better follow the changes in input voltage, when SCT2621Q operates in LDO function, the switching frequency begins to decrease, with a minimum decrease to 138kHz. The minimum frequency limit avoids possible audio interference.

During slow power on and power off applications, due to the LDO function, the output voltage can closely track the slope changes of the input voltage. As the input voltage is reduced to near the output voltage, i.e., during slowing power-up and power-down application, the off-time of the high side MOSFET starts to approach the minimum value. Without LDO function mode, beyond this point the switching may become erratic and/or the output voltage will fall out of regulation. To avoid this problem, the SCT2621Q LDO mode automatically reduces the switching frequency to increase the effective duty cycle and maintain regulation.

Minimum On Time Function

Even if the duty cycle at the set frequency is limited by the minimum on time, SCT2621Q can still maintain stable adjustment of the output voltage during the transition from high input voltage to low output voltage.

If the input-output voltage ratio is too high, even if the current exceeds the compensation specified peak, the high side MOSFET cannot shut down quickly enough to adjust the output voltage. This will cause the output voltage to continuously increase until overvoltage protection is triggered. To avoid this situation, when the conduction time of the high side MOSFET touches the minimum on time due to the increase in input and output voltage difference,

SCT2621Q will switch to valley current control mode. After the high side MOSFET is turned off, the low side MOSFET will remain open until the inductor current drops below the required valley current. During this period, the next clock cycle will be blocked from starting, so the switching frequency will decrease. Since on time of high side MOSFET is fixed at its minimum value, this type of function resembles that of a device using a Constant On-Time (COT) control scheme.

Over Current Limit and Hiccup Mode

The inductor current is monitored during high-side MOSFET Q1 and low-side MOSFET Q2 on. The SCT2621Q implements over current protection with cycle-by-cycle limiting high-side MOSFET peak current and low-side MOSFET valley current to avoid inductor current running away during unexpected overload or output hard short condition.

When overload or hard short happens, the inductor current is clamped at over current limitation, the converter cannot provide output current to satisfy loading requirement. Thus, the output capacitor is discharged, and the output voltage drops below regulated voltage with FB voltage less than internal reference voltage continuously. The COMP voltage ramps up to high clamp voltage. When FB voltage is below 37.5% of the reference voltage and after 256 cycles of low side current limit, the converter stops switching. After remaining OFF for 68ms, the device restarts from soft start phase. If overload or hard short condition still exists during t_{SS2} and make COMP voltage clamped at high, after t_{SS2} and FB voltage keep below 37.5% of the reference voltage for 256 cycles, the device enters turning-off mode again. When overload or hard short condition is removed, the device automatically recovers to enters normal regulating function.

If the FB voltage drops below 37.5% of the reference voltage due to LDO function, hiccup mode will be disabled.

The hiccup protection mode above makes the average short circuit current to alleviate thermal issues and protect the regulator.

Over voltage Protection

The SCT2621Q implements the Over-voltage Protection OVP circuitry to minimize output voltage overshoot during load transient, recovering from output fault condition or light load transient. The overvoltage comparator in OVP circuit compares the FB pin voltage to the internal reference voltage. When FB voltage exceeds 112% of internal 1V reference voltage, the high-side MOSFET turns off to avoid output voltage continue to increase. When the FB pin voltage falls below 110% of the 1V reference voltage, the high-side MOSFET can turn on again.

Power Good

The PG pin is an open-drain output. Connect the pin to V_{OUT} or other voltage source through a pull-up resistor between 10k Ω and 100k Ω . Please ensure that the voltage connected to the PG pin does not exceed 20V.

Once the FB pin is between 89% and 110% of the internal voltage reference the PGOOD pin is de-asserted and the pin floats with 20 μ s delay. The PG pin is pulled low when the FB is lower than 87% or greater than 112% of the nominal internal reference voltage with 20 μ s deglitching time. Also, the PG is pulled low if V_{in} UVLO or thermal shutdown are asserted or the EN pin pulled low, Output voltage excursions that are shorter than 20 μ s deglitching time do not trip the PG flag.

Thermal Shutdown

The SCT2621Q protects the device from the damage during excessive heat and power dissipation conditions. Once the junction temperature exceeds 168 $^{\circ}$ C, the internal thermal sensor stops power MOSFETs switching. When the junction temperature falls below 153 $^{\circ}$ C, the device restarts with internal soft start phase.

SCT2621Q

APPLICATION INFORMATION

Typical Application




Figure 10. SCT2621Q Design Example, 5V Output

Design Parameters

Design Parameters	Example Value
Input Voltage	24V/48V Normal 5.5V to 65V
Output Voltage	5V
Maximum Output Current	2A
Switching Frequency	400kHz
Output voltage ripple (peak to peak)	12.8mV
Transient Response 0.5A to 1.5A load step	224mV

Output Voltage

The output voltage is set by an external resistor divider R_2 and R_3 in typical application schematic. Recommended R_3 resistance is 24.9K Ω . Use Equation 4 to calculate R_2 .

$$R_2 = \left(\frac{V_{OUT}}{V_{REF}} - 1 \right) * R_3 \quad (4)$$

where:

- V_{REF} is the feedback reference voltage, typical 1V.

Table 1. R_2 , R_3 Value for Common Output Voltage (Room Temperature)

V_{OUT}	R_2	R_3
3.3 V	57.6 K Ω	24.9 k Ω
5 V	100 K Ω	24.9 k Ω
12 V	274 K Ω	24.9 k Ω
24 V	576 K Ω	24.9 k Ω

Inductor Selection

There are several factors should be considered in selecting inductor such as inductance, saturation current, the RMS current and DC resistance (DCR). Larger inductance results in less inductor current ripple and therefore leads to lower output voltage ripple. However, the larger value inductor always corresponds to a bigger physical size, higher series resistance, and lower saturation current. A good rule for determining the inductance to use is to allow the inductor peak-to-peak ripple current to be approximately 30%~50% of the maximum output current.

The peak-to-peak ripple current in the inductor I_{LPP} can be calculated as in Equation 5.

$$I_{LPP} = \frac{V_{OUT} * (V_{IN} - V_{OUT})}{V_{IN} * L * f_{SW}} \quad (5)$$

Where:

- I_{LPP} is the inductor peak-to-peak current.
- L is the inductance of inductor.
- f_{SW} is the switching frequency.
- V_{OUT} is the output voltage.
- V_{IN} is the input voltage.

Since the inductor-current ripple increases with the input voltage, so the maximum input voltage in application is always used to calculate the minimum inductance required. Use Equation 6 to calculate the inductance value.

$$L_{MIN} = \frac{V_{OUT}}{f_{SW} * LIR * I_{OUT(max)}} * \left(1 - \frac{V_{OUT}}{V_{IN(max)}} \right) \quad (6)$$

Where:

- L_{MIN} is the minimum inductance required.
- f_{sw} is the switching frequency.
- V_{OUT} is the output voltage.
- $V_{IN(max)}$ is the maximum input voltage.
- $I_{OUT(max)}$ is the maximum DC load current.
- LIR is coefficient of I_{LPP} to I_{OUT} .

The total current flowing through the inductor is the inductor ripple current plus the output current. When selecting an inductor, choose its rated current especially the saturation current larger than its peak operation current and RMS current also not be exceeded. Therefore, the peak switching current of inductor, I_{LPEAK} and I_{LRMS} can be calculated as in Equation 7 and Equation 8.

$$I_{LPEAK} = I_{OUT} + \frac{I_{LPP}}{2} \quad (7)$$

$$I_{LRMS} = \sqrt{(I_{OUT})^2 + \frac{1}{12} * (I_{LPP})^2} \quad (8)$$

Where:

- I_{LPEAK} is the inductor peak current.
- I_{OUT} is the DC load current.
- I_{LPP} is the inductor peak-to-peak current.
- I_{LRMS} is the inductor RMS current.

In overloading or load transient conditions, the inductor peak current can increase up to the switch current limit of the device which is typically 3.2A. The most conservative approach is to choose an inductor with a saturation current rating greater than 3.2A. Because of the maximum I_{LPEAK} limited by device, the maximum output current that the SCT2621Q can deliver also depends on the inductor current ripple. Thus, the maximum desired output current also affects the selection of inductance. The smaller inductor results in larger inductor current ripple leading to a lower maximum output current.

Input Capacitor Selection

The input current to the step-down DCDC converter is discontinuous, therefore it requires a capacitor to supply the AC current to the step-down DCDC converter while maintaining the DC input voltage. Use capacitors with low ESR for better performance. Ceramic capacitors with X5R or X7R dielectrics are usually suggested because of their low ESR and small temperature coefficients, and it is strongly recommended to use another lower value capacitor (e.g., 0.1uF) with small package size (0603) to filter high frequency switching noise. Place the small size capacitor as close to VIN and GND pins as possible.

The voltage rating of the input capacitor must be greater than the maximum input voltage. And the capacitor must also have a ripple current rating greater than the maximum input current ripple. The RMS current in the input capacitor can be calculated using Equation 9.

$$I_{CINRMS} = I_{OUT} * \sqrt{\frac{V_{OUT}}{V_{IN}} * (1 - \frac{V_{OUT}}{V_{IN}})} \quad (9)$$

The worst-case condition occurs at $V_{IN}=2*V_{OUT}$, where:

$$I_{CINRMS} = 0.5 * I_{OUT} \quad (10)$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

When selecting ceramic capacitors, it needs to consider the effective value of a capacitor decreasing as the DC bias voltage across a capacitor increasing.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 11 and the maximum input voltage ripple occurs at 50% duty cycle.

$$\Delta V_{IN} = \frac{I_{OUT}}{f_{SW} * C_{IN}} * \frac{V_{OUT}}{V_{IN}} * (1 - \frac{V_{OUT}}{V_{IN}}) \quad (11)$$

For this example, two 4.7μF, X7R ceramic capacitors rated for 100 V in parallel are used. And a 0.1μF for high-frequency filtering capacitor is placed as close as possible to the device pins.

Bootstrap Capacitor Selection

A 0.1μF ceramic capacitor must be connected between BOOT pin and SW pin for proper operation. A ceramic capacitor with X5R or better grade dielectric is recommended. The capacitor should have a 10V or higher voltage rating.

Output Capacitor Selection

The selection of output capacitor will affect output voltage ripple in steady state and load transient performance.

The output ripple is essentially composed of two parts. One is caused by the inductor current ripple going through the Equivalent Series Resistance ESR of the output capacitors and the other is caused by the inductor current ripple charging and discharging the output capacitors. To achieve small output voltage ripple, choose a low-ESR output capacitor like ceramic capacitor. For ceramic capacitors, the capacitance dominates the output ripple. For simplification, the output voltage ripple can be estimated by Equation 12 desired.

$$\Delta V_{OUT} = \frac{V_{OUT} * (V_{IN} - V_{OUT})}{8 * f_{SW}^2 * L * C_{OUT} * V_{IN}} \quad (12)$$

Where:

- ΔV_{OUT} is the output voltage ripple.
- f_{sw} is the switching frequency.
- L is the inductance of inductor.
- C_{OUT} is the output capacitance.
- V_{OUT} is the output voltage.
- V_{IN} is the input voltage.

Due to capacitor's degrading under DC bias, the bias voltage can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance. Typically, two 22 μ F ceramic output capacitors work for most applications.

Table 2: Typical External Component Values

VOUT	R2	R3	L1	C7	COUT
3.3V	57.6 k Ω	24.9 k Ω	10 μ H	47 pF	44 μ F
5V	100 k Ω	24.9 k Ω	15 μ H	47 pF	44 μ F
12V	274 k Ω	24.9 k Ω	33 μ H	22 pF	44 μ F
24V	576 k Ω	24.9 k Ω	56 μ H	47 pF	66 μ F

Application Waveforms

$V_{IN}=48V$, $V_{OUT}=5V$, $F_{SW}=400k$, unless otherwise noted




Figure 11. Power up ($I_{LOAD}=2A$)




Figure 12. Power down ($I_{LOAD}=2A$)




Figure 13. EN toggle ($I_{LOAD}=0.1A$)




Figure 14. EN toggle ($I_{LOAD}=2A$)




Figure 15. Over Current Protection (1A to hard short)




Figure 16. Over Current Release (hard short to 1A)

Application Waveforms




Figure 17. Load Transient (0.2A~1.8A, 1.6A/us)




Figure 18. Load Transient (0.5A~1.5A, 1.6A/us)




Figure 19. Output Ripple ($I_{LOAD}=0.01A$)




Figure 20. Output Ripple ($I_{LOAD}=0.1A$)




Figure 21. Output Ripple ($I_{LOAD}=2A$)



Figure 22. Thermal, 48V_{IN}, 5V_{OUT}, 2A

Layout Guideline

Proper PCB layout is a critical for SCT2621Q's stable and efficient operation. The traces conducting fast switching currents or voltages are easy to interact with stray inductance and parasitic capacitance to generate noise and degrade performance. For better results, follow these guidelines as below:

1. Power grounding scheme is very critical because of carrying power, thermal, and glitch/bouncing noise associated with clock frequency. The thumb of rule is to make ground trace lowest impedance and power are distributed evenly on PCB. Sufficiently placing ground area will optimize thermal and not causing overheat area.
2. Place a low ESR ceramic capacitor as close to VIN pin and the ground as possible to reduce parasitic effect.
3. For operation at full rated load, the top side ground area must provide adequate heat dissipating area. Make sure top switching loop with power have lower impedance of grounding.
4. The bottom layer is a large ground plane connected to the ground plane on top layer by vias. The power pad should be connected to bottom PCB ground planes using multiple vias directly under the IC. The center thermal pad should always be soldered to the board for mechanical strength and reliability, using multiple thermal vias underneath the thermal pad. Improper soldering thermal pad to ground plate on PCB will cause SW higher ringing and overshoot besides downgrading thermal performance. it is recommended 10mil diameter drill holes of thermal vias, but a smaller via offers less risk of solder volume loss. On applications where solder volume loss thru the vias is of concern, plugging or tenting can be used to achieve a repeatable process.
5. Output inductor should be placed close to the SW pin. The switching area of the PCB conductor minimized to prevent excessive capacitive coupling.
6. The RT/SYNC terminal is sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace.
7. UVLO adjust and RT resistors, loop compensation and feedback components should connect to small signal ground which must return to the GND pin without any interleaving with power ground.
8. For achieving better thermal performance, a four-layer layout is strongly recommended.






Figure 23. PCB Layout Example


PACKAGE INFORMATION




TOP VIEW




BOTTOM VIEW




FRONT VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN




DETAIL "A"

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.1 MILLIMETER MAX.
- 5) DRAWING REFERENCE TO JEDEC MS-012, VARIATION AA.
- 6) DRAWING IS NOT TO SCALE.


TAPE AND REEL INFORMATION



注意:

1. 材料: 聚苯乙烯;
2. 平整度: 最大允许3毫米;
3. 所有尺寸为毫米;
4. 表面电阻: $10E5 \sim 10E11$ OHMS/SQ (除了16mm width的卷盘在温度 $25^{\circ}C + / - 5^{\circ}$ 以及湿度为50%RH~60%RH条件下, 表面电阻满足 $10^5 \sim 10^9$ ohm范围内)
5. 所有未标注公差: ± 0.5
6. 卷盘不可错位, 可通过检验两个盘上A处的印字是否对应判断。

PRODUCT SPECIFICATIONS					
TYPE WIDTH	ϕA	ϕN	$W1(+20)$	$W2(Max)$	$W3(Max)$
12MM	330 ± 2.0	100 ± 1.0	12.4	18.4	11.9/15.4



NOTES:

- 1.10 sprocket hole pitch cumulative tolerance ± 0.2
- 2.Camber not to exceed 1mm in 100mm.
- 3.Material: Black conductive Polystyrene.
4. Ao and Bo measured on a plane 0.3mm above the bottom of the pocket.
5. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
- 6.Pocket position relative to sprocket hole measured as true position of pocket ,not pocket hole.
- 7.Pocket center and pocket hole center must be same position.

