

4.5V-40V Vin, 600mA, Synchronous Step-down PPD Module™ with integrated inductor

FEATURES

- Wide Input Range: 4.5V-40V
- Up to 600mA Continuous Output Current
- 0.8V Feedback Reference Voltage
- Fixed Frequency 1.2MHz
- Pulse Skipping Mode (PSM) at Light Load
- 80µA Quiescent Current in Sleep Mode
- 80ns Minimum On-time
- 1ms Internal Soft-start Time
- Adjustable Input Under-Voltage Lockout
- Over-voltage and Over-Temperature Protection
- Cycle-by-Cycle Current Limit
- PPD module with integrated inductor
- Available in ECLGA3X3.8-9L Package

APPLICATIONS

- Industrial 24V Distributed Power Bus
- Power meter
- Elevator, PLC, Servo
- Automatic Control
- Automotive

DESCRIPTION

The SCT2412M is a highly integrated, high efficiency synchronous step-down DC-DC converter module capable of delivering 600mA current with a shielded inductor. It has wide input voltage rating from 4.5V to 40V, and adopts the peak current mode control with built-in loop compensation to make the chip easy to use.


The SCT2412M features fixed 1.2MHz switching frequency, which minimizes the external off chip passive components size and output ripple. With a minimum 80ns on-time of high-side MOSFET, the SCT2412M allows power conversion from high input voltage to low output voltage.

The SCT2412M supports the Pulse Skipping Modulation (PSM) with typical 80µA low quiescent current.


The SCT2412M offers cycle-by-cycle current limit, thermal shutdown protection, output over-voltage protection and input voltage under-voltage protection.

SCT2412M is a small-sized PPD module that integrates inductors and is available in ECLGA3X3.8-9L Package.

TYPICAL APPLICATION



4.5V-40V, Synchronous Buck Converter Module



REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Revision 1.0: Release to market

DEVICE ORDER INFORMATION


ORDERABLE DEVICE	PACKAGING TYPE	STANDARD PACK QTY	PINS	PACKAGE DESCRIPTION	MSL
SCT2412MLSCR	Tape & Reel	5000	9	ECLGA3X3.8-9L	3

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature unless otherwise noted ⁽¹⁾

DESCRIPTION	MIN	MAX	UNIT
VIN, EN	-0.3	42	V
BST	-0.3	48	V
SW, VOUT	-1	42	V
SW (<10ns)	-2.5	48	V
BST-SW	-0.3	6	V
FB	-0.3	6	V
Operating junction temperature ⁽²⁾	-40	150	C
Storage temperature T _{STG}	-55	125	C

PIN CONFIGURATION



ECLGA3X3.8-9L

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.
- (2) The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.

PIN FUNCTIONS

NAME	NO.	PIN FUNCTION
GND	1, 4, 7	Ground
EN	2	Enable logic input. This pin supports high voltage input up to VIN supply to be connected VIN directly to enable the device automatically. The device has precision enable thresholds 1.21V rising / 1.1V falling for programmable UVLO threshold and hysteresis.
VIN	3	Power supply input. VIN supplies the power to the IC, as well as the step-down converter switches.
SW	5	Power Switching Output. SW is the switching node that supplies power to the output. Please connect SW to the bootstrap capacitor.
BST	6	Power supply for the high-side power MOSFET gate driver. Must connect a 0.1µF or greater ceramic capacitor between BST pin and SW node.
FB	8	Buck converter output feedback sensing voltage. Connect a resistor divider from OUT to FB to set up output voltage. The device regulates FB to the internal reference of 0.8V typically.
VOUT	9	Power output, please use as large an output capacitor as possible to reduce output voltage ripple.

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	MAX	UNIT
V _{IN}	Input voltage range	4.5	40	V
T _J	Operating junction temperature	-40	125	°C

ESD RATINGS

PARAMETER	DEFINITION	MIN	MAX	UNIT
V _{ESD}	Human Body Model (HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins ⁽¹⁾	-2	+2	kV
	Charged Device Model (CDM), per ANSI-JEDEC-JS-002-2014 specification, all pins ⁽²⁾	-1	+1	kV

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

THERMAL INFORMATION

PARAMETER	THERMAL METRIC	ECLGA3X3.8-9L	UNIT
R _{θJA}	Junction to ambient thermal resistance ⁽¹⁾	48.7	°C/W
Ψ _{JT}	Junction-to-top characterization parameter ⁽¹⁾	11.36	
Ψ _{JB}	Junction-to-board characterization parameter ⁽¹⁾	18.96	
R _{θJctop}	Junction to case thermal resistance ⁽¹⁾	23.32	
R _{θJB}	Junction-to-board thermal resistance ⁽¹⁾	19.08	

(1) Measured on JESD51-7, 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7 and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.

ELECTRICAL CHARACTERISTICS

$V_{IN}=12V$, $T_J=-40^{\circ}C\sim 125^{\circ}C$, typical value is tested under $25^{\circ}C$.

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Power Supply and Output						
V_{IN}	Operating input voltage		4.5		40	V
V_{IN_UVLO}	Input UVLO Hysteresis	V_{IN} rising		4.3 440		V mV
I_{SD}	Shutdown current	EN=0, No load, $V_{IN}=12V$		1	5	μA
I_Q	Quiescent current	EN=floating, No load, No switching. $V_{IN}=12V$. BST-SW=5V		80		μA
Enable						
V_{EN_H}	Enable high threshold			1.21	1.4	V
V_{EN_L}	Enable low threshold		0.9	1.1		V
Feedback and Error Amplifier						
V_{FB}	Feedback Voltage	$T_J=25^{\circ}C$	0.78	0.8	0.825	V
Current Limit						
I_{LIM_HSD}	HSD peak current limit		1.1	1.4	1.75	A
I_{LIM_LSD}	LSD valley current limit	$T_J=25^{\circ}C$	0.7	1	1.2	A
Switching Frequency						
F_{SW}	Switching frequency	$V_{IN}=12V$, $V_{OUT}=5V$	960	1200	1440	kHz
$t_{ON_MIN}^{(1)}$	Minimum on-time			80		ns
Soft Start Time						
t_{SS}	Internal soft-start time			1	2	ms
Protection						
V_{OVP}	Feedback overvoltage with respect to reference voltage	V_{FB}/V_{REF} rising	106	110	116	%
		V_{FB}/V_{REF} falling		105		%
$T_{SD}^{(2)}$	Thermal shutdown threshold Hysteresis	T_J rising		170		$^{\circ}C$
				25		

(1) Guaranteed by design, not tested in production

(2) Derived from bench characterization

TYPICAL CHARACTERISTICS

Unless otherwise noted, the following conditions are VIN=12V, Temperature=25C




Figure 1. Efficiency vs Load Current, Vout=5V




Figure 2. Efficiency vs Load Current, Vout=12V




Figure 3. Load Regulation, Vout=5V




Figure 4. Line Regulation, Vout=5V, Io=0.5A




Figure 5. Reference VS Temperature




Figure 6. HS Current Limit VS Temperature

TYPICAL CHARACTERISTICS




Figure 7. LS Current Limit VS Temperature




Figure 8. Quiescent Current vs Temperature, VIN=24V




Figure 9. Shutdown Current vs Temperature




Figure 10. EN Threshold vs Temperature




Figure 11. VIN UVLO VS Temperature




Figure 12. OVP VS Temperature


FUNCTIONAL BLOCK DIAGRAM


Figure 13. Functional Block Diagram

Overview

The SCT2412M device is 4.5V-40V input, 600mA output, high efficiency synchronous buck module with a shielded inductor. The device employs fixed frequency peak current mode control. An internal clock with 1.2MHz frequency initiates turning on the integrated high-side power MOSFET Q1 in each cycle, then inductor current rises linearly and the converter charges output cap. When sensed voltage on high-side MOSFET peak current rising above the voltage of internal COMP (see functional block diagram), the device turns off high-side MOSFET Q1 and turns on low-side MOSFET Q2. The inductor current decreases when MOSFET Q2 is ON. In the next rising edge of clock cycle, the low-side MOSFET Q2 turns off. This repeats on cycle-by-cycle based.

The peak current mode control with the internal loop compensation network and the built-in 1ms soft-start simplify the SCT2412M footprints and minimize the off-chip component counts. Meanwhile, it reduces the external passive components size as well.

The quiescent current of SCT2412M is 80 μ A typical under no-load and without switching condition. When disabling the device, the supply shut down current is only 1 μ A. The SCT2412M works at Pulse Skipping Mode PSM to further increase the power efficiency in light load condition.

Peak Current Mode Control and Pulse Skipping Mode

The SCT2412M employs fixed frequency peak current mode control. An internal clock initiates turning on the integrated high-side power MOSFET Q1 in each cycle, then inductor current rises linearly. When the current through high-side MOSFET reaches the threshold level set by the COMP voltage of the internal error amplifier, the high-side MOSFET turns off. The synchronous low-side MOSFET Q2 turns on till the next clock cycle begins or the inductor current falls to zero.

The error amplifier serves the COMP node by comparing the voltage of the FB pin with an internal 0.8V reference voltage. When the load current increases, a reduction in the feedback voltage relative to the reference raises COMP voltage till the average inductor current matches the increased load current. This feedback loop well regulates the output voltage to the reference. The device also integrates an internal slope compensation circuitry to prevent sub-harmonic oscillation when duty cycle is greater than 50% for a fixed frequency peak current mode control.

The SCT2412M operates in Pulse Skipping Mode (PSM) with light load current to improve efficiency. When the load current decreases, an increment in the feedback voltage leads COMP voltage drop. When COMP falls to a low clamp threshold (400mV typically), device enters PSM. The output voltage decays due to output capacitor discharging during skipping period. Once FB voltage drops lower than the reference voltage, and the COMP voltage rises above low clamp threshold. Then high-side power MOSFET turns on in next clock pulse. After several switching cycles with typical 160mA peak inductor current, COMP voltage drops and is clamped again and pulse skipping mode repeats if the output continues light loaded.

This control scheme helps achieving higher efficiency by skipping cycles to reduce switching power loss and gate drive charging loss.

VIN Power

The SCT2412M is designed to operate from an input voltage supply range between 4.5V to 40V, at least 0.1 μ F decoupling ceramic cap is recommended to bypass the supply noise. If the input supply locates more than a few inches from the converter, an additional electrolytic or tantalum bulk capacitor or with recommended 10 μ F may be required in addition to the local ceramic bypass capacitors.

Enable and Under Voltage Lockout UVLO

The SCT2412M Under Voltage Lock Out (UVLO) default startup threshold is typical 4.3V with VIN rising and shutdown threshold is 3.86V with VIN falling. The more accurate UVLO threshold can be programmed through the precision enable threshold of EN pin.

When applying a voltage higher than the EN high threshold (typical 1.21V/rising), the SCT2412M enables all

functions and the device starts soft-start phase. The SCT2412M has the built in 1ms soft-start time to prevent the output overshoot and inrush current. When EN pin is pulled low, the internal SS net will be discharged to ground. Buck operation is disabled when EN voltage falls below its lower threshold (typically 1.1V/falling).

An internal 480k pull down resistor make EN pin floating shut down the SCT2412M. For the application requiring higher VIN UVLO voltage than the default setup, connect an external resistor divider (R1 and R2) shown in Figure 14 from VIN to EN. The UVLO rising and falling threshold can be calculated by Equation 1 and Equation 2 respectively If there is no requirement for the VIN UVLO program, connect the EN to VIN to simplify the external circuitry.

EN pin is a high voltage pin and can be directly connected to VIN to automatically start up the device with VIN rising to its internal UVLO threshold.




Figure 14. Adjustable VIN UVLO

$$V_{rise} = \frac{1.21 * R2(R1 + 480k)}{R1 * 480k} + 1.21 \quad (1)$$

$$V_{fall} = \frac{1.1 * R2(R1 + 480k)}{R1 * 480k} + 1.1 \quad (2)$$

Where:

V_{rise} : Vin rise threshold to enable the device

V_{fall} : Vin fall threshold to disable the device

Output Voltage

The SCT2412M regulates the internal reference voltage at 0.8V over the operating temperature and voltage range. The output voltage is set by a resistor divider from the output node to the FB pin. It is recommended to use 1% tolerance or better resistors. Use Equation 3 to calculate resistance of resistor dividers. To improve efficiency at light loads, larger value resistors are recommended. However, if the values are too high, the regulator will be more susceptible to noise affecting output voltage accuracy.

$$R_{FB_TOP} = \left(\frac{V_{OUT}}{V_{REF}} - 1 \right) * R_{FB_BOT} \quad (3)$$

where

- R_{FB_TOP} is the resistor connecting the output to the FB pin.
- R_{FB_BOT} is the resistor connecting the FB pin to the ground.

Peak Current Limit

The SCT2412M has cycle-by-cycle peak current limit with sensing the internal high side MOSFET Q1 current during overcurrent condition. While the Q1 turns on, its conduction current is monitored by the internal sensing circuitry. Once the high-side MOSFET Q1 current exceeds the limit, it turns off immediately. The maximum current passing through the power MOSFET is limited cycle-by-cycle. The switching frequency folds back to prevent an inductor current run-away during start-up or short circuit.

Bootstrap Voltage Regulator

An external bootstrap capacitor between BST and SW pin powers floating high-side power MOSFET gate driver. The bootstrap capacitor voltage is charged from an integrated voltage regulator when high-side power MOSFET is off and low-side power MOSFET is on.

The floating supply (BST to SW) UVLO threshold is 2.7V rising and hysteresis of 350mV. When the converter operates with high duty cycle or prolongs in sleep mode for certain long time, the required time interval to recharging bootstrap capacitor is too long to keep the voltage at bootstrap capacitor sufficient. When the voltage across bootstrap capacitor drops below 2.35V, BST UVLO occurs. The SCT2412M intervenes to turn on low side MOSFET periodically to refresh the voltage of bootstrap capacitor to guarantee operation over a wide duty range.

Internal Soft-Start

The SCT2412M integrates an internal soft-start circuit that ramps the reference voltage from zero volts to 0.8V reference voltage in 1ms. If the EN pin is pulled below 1.1V, switching stops and the internal soft-start resets. The soft-start also resets during shutdown due to thermal overloading.

Over Current Protection

The SCT2412M implements over current protection with cycle-by-cycle limiting high-side MOSFET peak current and low-side MOSFET valley current to avoid inductor current running away during unexpected overload or output hard short condition. The inductor current I_L is monitored during high-side MOSFET Q1 and low-side MOSFET Q2 on.

As shown in Figure 15, when overload or hard short happens, once the high-side MOSFET Q1 current exceeds the HS limit, Q1 is turned off immediately and Q2 is turned on. If the low-side MOSFET Q2 current is higher than the LS current limit during Q2 ON time and next switching cycle will be skipped until Q2 current is lower than LS current limit. Then, Q1 is turned on and Q2 is turned off in another Over protection cycle until the overload or hard short is released.




Figure 15. Over Current Protection

Over voltage Protection

The SCT2412M implements the Over-voltage Protection OVP circuitry to minimize output voltage overshoot during load transient, recovering from output fault condition or light load transient. The overvoltage comparator in OVP circuit compares the FB pin voltage to the internal reference voltage. When FB voltage exceeds 110% of internal 0.8V reference voltage, the high-side MOSFET turns off to avoid output voltage continue to increase. When the FB pin voltage falls below 105% of the 0.8V reference voltage, the high-side MOSFET can turn on again.

Thermal Shutdown

Once the junction temperature in the SCT2412M exceeds 170°C, the thermal sensing circuit stops converter switching and restarts with the junction temperature falling below 145°C. Thermal shutdown prevents the damage on device during excessive heat and power dissipation condition.

APPLICATION INFORMATION

Typical Application




Figure 16. 24V Input, 5V Output

Design Parameters

Design Parameters	Example Value
Input Voltage	24V
Output Current	600mA
Switching Frequency	1.2MHz
Start Input Voltage (rising VIN)	5.5V
Stop Input Voltage (falling VIN)	5V

Output Voltage

The output voltage is set by an external resistor divider R3 and R4 in typical application schematic. Recommended R4 resistance is 20kΩ. Use Equation 4 to calculate R3.

$$R_3 = \left(\frac{V_{OUT}}{V_{REF}} - 1 \right) * R_4 \quad (4)$$

where:

- V_{REF} is the feedback reference voltage, typical 0.8V

Table 1. R₃, R₄ Value for Common Output Voltage (Room Temperature)

V _{OUT}	R ₃	R ₄
1.8 V	24.9 kΩ	20 kΩ
2.5 V	42.2 kΩ	20 kΩ
3.3 V	62 kΩ	20 kΩ
5 V	105 kΩ	20 kΩ
12 V	280 kΩ	20 kΩ

Under Voltage Lock-Out

An external voltage divider network of R2 from the input to EN pin and R1 from EN pin to the ground can set the input voltage's Under Voltage Lock-Out (UVLO) threshold. The UVLO has two thresholds, one for power up when the input voltage is rising and the other for power down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 5.5V (start or enable). After the regulator starts switching, it should continue to do so until the input voltage falls below 5V (stop or disable). Use Equation 5 and Equation 6 to calculate the values 100kΩ and 30kΩ of R2 and R1 resistor.

$$V_{rise} = \frac{1.21 * R2(R1 + 480k)}{R1 * 480k} + 1.21 \quad (5)$$

$$V_{fall} = \frac{1.1 * R2(R1 + 480k)}{R1 * 480k} + 1.1 \quad (6)$$

Input Capacitor Selection

The input current to the step-down DCDC converter is discontinuous, therefore it requires a capacitor to supply the AC current to the step-down DCDC converter while maintaining the DC input voltage. Use capacitors with low ESR for better performance. Ceramic capacitors with X5R or X7R dielectrics are usually suggested because of their low ESR and small temperature coefficients, and it is strongly recommended to use another lower value capacitor (e.g., 0.1μF) with small package size (0603) to filter high frequency switching noise. Place the small size capacitor as close to VIN and GND pins as possible.

The voltage rating of the input capacitor must be greater than the maximum input voltage. And the capacitor must also have a ripple current rating greater than the maximum input current ripple. The RMS current in the input capacitor can be calculated using Equation 7.

$$I_{CINRMS} = I_{OUT} * \sqrt{\frac{V_{OUT}}{V_{IN}} * \left(1 - \frac{V_{OUT}}{V_{IN}}\right)} \quad (7)$$

The worst case condition occurs at V_{IN}=2*V_{OUT}, where:

$$I_{CINRMS} = 0.5 * I_{OUT} \quad (8)$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

When selecting ceramic capacitors, it needs to consider the effective value of a capacitor decreasing as the DC bias voltage across a capacitor increases.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 9 and the maximum input voltage ripple occurs at 50% duty cycle.

$$\Delta V_{IN} = \frac{I_{OUT}}{f_{SW} * C_{IN}} * \frac{V_{OUT}}{V_{IN}} * \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (9)$$

For this example, a 4.7µF, X7R ceramic capacitors rated of 50V in parallel are used. And a 0.1 µF for high-frequency filtering capacitor is placed as close as possible to the device pins.

Bootstrap Capacitor Selection

A 0.1µF ceramic capacitor must be connected between BOOT pin and SW pin for proper operation. A ceramic capacitor with X5R or better grade dielectric is recommended. The capacitor should have a 10V or higher voltage rating.

Output Capacitor Selection

The selection of output capacitor will affect output voltage ripple in steady state and load transient performance.

The output ripple is essentially composed of two parts. One is caused by the inductor current ripple going through the Equivalent Series Resistance ESR of the output capacitors and the other is caused by the inductor current ripple charging and discharging the output capacitors. To achieve small output voltage ripple, choose a low-ESR output capacitor like ceramic capacitor. For ceramic capacitors, the capacitance dominates the output ripple. For simplification, the output voltage ripple can be estimated by Equation 10 desired.

$$\Delta V_{OUT} = \frac{V_{OUT} * (V_{IN} - V_{OUT})}{8 * f_{SW}^2 * L * C_{OUT} * V_{IN}} \quad (10)$$

Where

- ΔV_{OUT} is the output voltage ripple
- f_{SW} is the switching frequency
- L is the inductance of inductor
- C_{OUT} is the output capacitance
- V_{OUT} is the output voltage
- V_{IN} is the input voltage

Due to capacitor's degrading under DC bias, the bias voltage can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance. Typically, two 22µF ceramic output capacitors work for most applications.






Application Waveforms
 $V_{IN}=24V$, $V_{OUT}=5V$, unless otherwise noted.

 Figure 17. Power up ($I_{LOAD}=600mA$)

 Figure 18. Power down ($I_{LOAD}=600mA$)

 Figure 19. EN toggle ($I_{LOAD}=10mA$)

 Figure 20. EN toggle ($I_{LOAD}=600mA$)


Figure 21. Over Current Protection (100mA to hard short)




Figure 22. Over Current Release (hard short to 100mA)

Application Waveforms




Figure 23. Load Transient (0.1A-0.6A, 1.6A/us)




Figure 24. Load Transient (0.3A-0.6A, 1.6A/us)




Figure 25. Output Ripple (I_{LOAD}=10mA)




Figure 26. Output Ripple (I_{LOAD}=300mA)




Figure 27. Output Ripple (I_{LOAD}=600mA)




Figure 28. Thermal, 24V_{IN}, 5V_{OUT}, 600mA

Layout Guideline

The regulator could suffer from instability and noise problems without carefully layout of PCB. Radiation of high-frequency noise induces EMI, so proper layout of the high-frequency switching path is essential.

1. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize coupling.
2. The input capacitor needs to be very close to the VIN pin and GND pin to reduce the input supply ripple. Place a low ESR ceramic capacitor as close to VIN pin and the ground as possible to reduce parasitic effect.
3. The layout needs be done with well consideration of the thermal. A large top layer ground plate using multiple thermal vias is used to improve the thermal dissipation. The bottom layer is a large ground plane connected to the top layer ground by vias.






Figure 29. PCB Layout Example


PACKAGE INFORMATION




TOP VIEW



BOTTOM VIEW




SIDE VIEW




RECOMMENDED LAND PATTERN

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 3) JEDEC REFERENCE IS MO-303.
- 4) DRAWING IS NOT TO SCALE.

TAPE AND REEL INFORMATION


SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	328	329	330
B	12.4	12.40	14.40
C	99	100	101
D	13.00	13.30	13.60
t	1.70	2.00	2.30



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
E	1.65	1.75	1.85
F	5.45	5.50	5.55
P2	1.95	2.00	2.05
D	1.50	1.50	1.60
D1	1.50		
P0	3.90	4.00	4.10
10P0	39.80	40.00	40.20
W	11.90	12.00	12.30
P	7.90	8.00	8.10
A0	3.20	3.30	3.40
B0	4.00	4.10	4.20
K0	1.60	1.70	1.80
t	0.25	0.30	0.35
θ		5°	