

Rev.1.2

# 3V-40V Vin, 300mA, 2.4uA IQ, Low-Dropout Regulator with PG Feature

### FEATURES

- Qualified for Automotive Applications
- AEC-Q100 Qualified
- Wide Input Range: 3V-40V
- With up to 45V Transient Input Voltage
- Maximum Output Current: 300mA
- Output Voltage:
  - > 3.3V and 5V (Fixed Output)
  - 1.2V, 1.8V, 2.5V, 3V, 4.2V and 4.5V (Need contact SCT sales)
- Output Voltage Accuracy:
  - ➤ T」= 25°C : ±1%
  - ➤ T<sub>J</sub>= -40°C~ 150°C : ±2%
- Low Quiescent Current: 2.4uA
- Low Dropout Voltage :
  - > 230mV at 100mA load current
  - > 470mV at 200mA load current
  - Support Output Capacitors Range:
  - ➢ 3.3uF~220uF
  - Low-ESR: 0.001Ω~ 5 Ω
- 550us Internal Soft-start Time
- Integrated Short-Circuit Protection with OCFB (Over Current Fold-back) Feature
- Precision Enable Threshold for Programmable Input Voltage Under-Voltage Lock Out Protection (UVLO) Threshold and Hysteresis
- Power-Good Feature is available
- Over-Temperature Protection
- Available Package: SOT23-5 / TDFN2x2-6 / eMSOP3x3-8 / TDFN3x3-8/SOT223-4

### APPLICATIONS

- Automotive Head Units
- Headlights
- Body Control Modules
- Inverter and Motor Controls

## DESCRIPTION

The SCT71403Q series products is a low-dropout linear regulator designed to operate with a wide input-voltage range from 3 V to 40 V (45V transient input voltage) and 300mA output current with enable control and Power-Good feature. The SCT71403Q series products is stable with 3.3uF~220uF output capacitors, and 10uF ceramic capacitor is recommended.

Only 2.4-µA typical quiescent current at light load makes the SCT71403Q series products ideal choices for portable devices with battery power supply and an optimal solution for powering microcontrollers (MCUs) and CAN/LIN transceivers in always-on systems.


The SCT71403Q series products implements power good circuit (PG) which indicates that output voltage is in regulation. This signal could be used for power sequencing or as a microcontroller reset.

The SCT71403Q series products integrated short-circuit and overcurrent protection with OCFB (Over Current Foldback) feature, which makes the device more reliable during transient high-load current faults or shorting events.

The SCT71403Q series products provide fixed 3.3V and 5V output voltage versions, and also could provide 1.2V, 1.8V, 2.5V, 3V, 4.2V and 4.5V fixed output voltage versions, please contact SCT sales if needed.

The SCT71403Q series products is available in SOT23-5, TDFN2x2-6, TDFN3x3-8, eMSOP3x3-8 and SOT223-4 packages, for other package options, please contact SCT sales.

### **TYPICAL APPLICATION**





## **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Revision 1.0: Release to production.

Revision 1.1: Update Part Number.


Revision 1.2: Update FEATURES on page1.

## **DEVICE ORDER INFORMATION**

Part Number	Output Voltage	Package	Package Marking	Transport Media, Quantity
SCT71403F50AQDVAR	Fixed 5.0V	TDFN2X2-6	50AQ	Tape & Reel, 3000
SCT71403F33AQDVAR	Fixed 3.3V	TDFN2X2-6	33AQ	Tape & Reel, 3000
SCT71403F50QDVAR	Fixed 5.0V	TDFN2X2-6	F50Q	Tape & Reel, 3000
SCT71403F33QDVAR	Fixed 3.3V	TDFN2X2-6	F33Q	Tape & Reel, 3000
SCT71403F50QMTER	Fixed 5.0V	eMSOP3x3-8	F50Q	Tape & Reel, 4000
SCT71403F33QMTER	Fixed 3.3V	eMSOP3x3-8	F33Q	Tape & Reel, 4000
SCT71403F50QTWDR	Fixed 5.0V	SOT23-5	F50Q	Tape & Reel, 3000
SCT71403F33QTWDR	Fixed 3.3V	SOT23-5	F33Q	Tape & Reel, 3000
SCT71403F50QDTBR	Fixed 5.0V	TDFN3X3-8	F50Q	Tape & Reel, 5000
SCT71403F33QDTBR	Fixed 3.3V	TDFN3X3-8	F33Q	Tape & Reel, 5000
SCT71403F50QTXER	Fixed 5.0V	SOT223-4	F50Q	Tape & Reel, 2500
SCT71403F33QTXER	Fixed 3.3V	SOT223-4	F33Q	Tape & Reel, 2500



## **PIN CONFIGURATION**



SOT223-4 Package

# **PIN FUNCTIONS**

eMSOP3x3-8 Package

NAME	PIN NUMBER					PIN FUNCTION	
NAME	TDFN2x2-6-A	TDFN2x2-6	eMSOP3x3-8	SOT23-5	TDFN3x3-8	SOT223-4	PINFUNCTION
VIN	1	1	1	1	1	1	Input voltage pin
EN	2	2	2		2		Enable input pin
GND	3	3	4	3	4	2,4	Ground reference pin.
NC	4	4,5	3,5,6,7	2,4	3,5,6		No connection
PG	5				7		Power-good pin
VOUT	6	6	8	5	8	3	Regulated output voltage pin
Thermal Pad	7	7	9		9		Connect the thermal pad to a large area GND plane for improved thermal performance.

TDFN3x3-8 Package



## **RECOMMENDED OPERATING CONDITIONS**

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	MAX	UNIT
VIN	Input voltage range	3	40	V
Vout	Output voltage range	1.2	5	V
VEN	Enable input voltage	0	Vin	V
V <sub>PG</sub>	Power-good pin voltage	0	5	V
CIN	Input capacitor	2.2		uF
Соит	Output capacitor	3.3	220	uF
ESR	Output capacitor ESR requirements	0.001	5	Ω
TJ	Operating junction temperature	-40	150	°C

## **ABSOLUTE MAXIMUM RATINGS**

Over operating free-air temperature range unless otherwise noted <sup>(1)</sup>

PARAMETER	DEFINITION	MIN	MAX	UNIT
VIN	Maximum input voltage range	-0.3	45	V
Vout	Maximum output voltage range	-0.3	5.5	V
VEN	Maximum enable input voltage	-0.3	Vin	V
Vpg	Maximum power-good pin voltage	-0.3	5.5	V
T <sub>J</sub> <sup>(2)</sup>	Junction temperature range	-40	150	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.

(2) The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.

## **ESD RATINGS**

PARAMETER	DEFINITION	MIN	MAX	UNIT
	Human Body Model(HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins	-3	+3	kV
V <sub>ESD</sub>	Charged Device Model(CDM), per ANSI-JEDEC-JS-002- 2014 specification, all pins	-1	+1	kV



## THERMAL INFORMATION

The value of  $R_{\theta JA}$  and  $R_{\theta JC}$  given in this table is only valid for comparison with other packages and cannot be used for design purposes. Because they were simulated in accordance with JESD 51-7. They do not represent the performance obtained in an actual application. For design information see Power Dissipation and Thermal Performance section.

The value of  $R_{\theta JA_{EVM}}$  is the tested results based on our EVM, and is more useful for thermal design. Even if it still do not represent the thermal performance of customer's PCB design, but it was a good starting point for thermal performance design.

The PCB information of our EVM: 2-layer, 1 oz Cu, 50mm x 30mm size.

The values given in this table are not a characteristic of package itself, but of many other system level characteristics such as the design and layout of the printed circuit board (PCB), thermal pad size, and external environmental factors. The PCB board is a heat sink that is soldered to the leads and thermal pad of the device. Changing the design or configuration of the PCB board changes the efficiency of the heat sink and therefore the actual values of the below table.

Package Type	R <sub>0JA</sub> <sup>(1)</sup>	R <sub>0JC</sub> <sup>(2)</sup>	$R_{ heta JA = VM}^{(3)}$	UNIT
TDFN2X2-6	93.7	26.1	62.5	
eMSOP3x3-8	81.1	22.5	51.2	
SOT23-5	161.1	1	115.4	°C/W
TDFN3X3-8	72.2	25.4	60	
SOT223-4	64.0	1	46.0	

(1)  $R_{\theta JA}$  is junction to ambient thermal resistance, based on JESD51-7.

(2)  $R_{\theta JC}$  is junction to case thermal resistance, based on JESD51-7.

(3)  $R_{\theta JA_{EVM}}$  is junction to ambient thermal resistance, which is tested on SCT EVM.



## **ELECTRICAL CHARACTERISTICS**

VIN=VOUT+1V, COUT=10uF, TJ= -40°C~150°C, typical value is tested under 25°C.

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Power Sup	ply					
Vin	Operating input voltage		3		40	V
N/	VIN UVLO Threshold	V <sub>IN</sub> rising	2.3	2.66	2.9	V
Vuvlo	Hysteresis			180		mν
		EN=0, V <sub>OUT</sub> =3.3V, V <sub>IN</sub> =4.3V		0.25		μA
ISHDN	Shutdown current from VIN pin	EN=0, V <sub>OUT</sub> =5V, V <sub>IN</sub> =6V		0.4		μA
		EN=0, V <sub>OUT</sub> =3.3V/5V, V <sub>IN</sub> =12V		0.6		μA
lq	Quiescent current from GND pin	EN float, no load, $V_{IN}=V_{OUT}+1V$		2.4		μA
IQ	Quescent current norm GND pin	EN float, no load, V <sub>IN</sub> =12V		2.6		μA
Regulated	Output Voltage and Current					
		T <sub>J</sub> = 25°C	-1%		1%	
Vout	Output voltage accuracy	T <sub>J</sub> = -40°C~150°C	-2%		2%	
	Line regulation	V <sub>IN</sub> =V <sub>OUT</sub> +1V to 40V, or V <sub>IN</sub> >3V, Iout=10mA		1	10	m∖
$\Delta V_{OUT}$	Load regulation	lout=1mA to 300mA for all packages except SOT223		15	30	m∖
	5	lout=1mA to 300mA for SOT223		28	45	m∖
	V <sub>IN</sub> =V <sub>OUT</sub> -0.1V ,lout =100mA		230		m\	
VDROP	Dropout voltage <sup>(1)</sup>	$V_{IN}=V_{OUT}-0.1V$ , lout =200mA		470		m\
		VIN=VOUT-0.1V ,Iout =300mA		730		m\
Іоит	Output current	Vout in regulation	0		300	m/
loc	Output current limit	Vout short to 90% × Vout		500		m/
lsc	Short current limit	Vout=0V		90		mA
		Ioυτ=10mA, f=1kHz, Coυτ=10μF		75		dB
PSRR	Power supply rejection ratio <sup>(2)</sup>	Ιουτ=10mA, f=10kHz, Cουτ=10μF		50		dB
		Ιουτ=10mA, f=100kHz, Cουτ=10μF		45		dB
Enable and	l Soft-startup					
Ven_h	Enable high threshold			1.23		V
V <sub>EN_L</sub>	Enable low threshold			1.02		V
V <sub>EN_Hys</sub>	Enable threshold hysteresis			210		m∖
IEN_0V	Enable pin pull-up current	EN=0V		0.35		μA
Tss	Soft-start time			550		us
Power Goo	d					
V <sub>PG_R</sub>	PG rising threshold percentage	$V_{OUT}/V_{OUT(NOM)}$ , when $V_{OUT}$ rising		91%		
Vpg_f	PG falling threshold percentage	Vout/Vout(NOM), when Vout falling		85%		
Vpg_low	PG output low voltage	Vout=0.8xVout(NOM),PG sink 500uA		44		m۱
R <sub>PG</sub>	PG pull down resistor	R <sub>PG</sub> =V <sub>PG_LOW</sub> /0.5mA		88		Ω
IPG_LKG	PG leakage current	PG=5V, V <sub>OUT</sub> in regulation		20		nA
Td_ <sub>PGR</sub>	PG signal turn to high delay	From V <sub>OUT</sub> >0.91xV <sub>OUT(NOM)</sub> to PG rising edge delay time		130		us

6 For more information <u>www.silicontent.com</u> © 2022 Silicon Content Technology Co., Ltd. All Rights Reserved Product Folder Links: SCT71403Q Series



SYMBOL	PARAMETER	TEST CONDITION	MIN	ТҮР	MAX	UNIT
$Td_{PGF}$	PG signal turn to low delay	From Vout<0.85xVout(NOM) to PG falling edge delay time		12		us
Thermal Protection						
T <sub>SD</sub>	Thermal shutdown threshold <sup>(3)</sup>	T <sub>J</sub> rising		170		°C
I SD		Hysteresis		15		°C

(1) The dropout voltage is defined as  $V_{IN}-V_{OUT}$ , when force  $V_{IN}$  is 100mV below the value of  $V_{OUT}$  for  $V_{IN}=V_{OUT(NOM)}+1V$ .

(2) PSRR is derived from bench characterization, not production test.

(3) Thermal shutdown threshold is derived from bench characterization, not production test.



# **TYPICAL CHARACTERISTICS**




Figure 1. Quiescent Current vs Output Current




Figure 3. Quiescent Current vs Ambient Temperature




Figure 5. Shutdown Current vs Input Voltage




Figure 2. Quiescent Current vs Input Voltage, No load






Figure 4. Shutdown Current vs Ambient Temperature









## **TYPICAL CHARACTERISTICS (continued)**












Figure 11. Output Current Limit vs Ambient Temperature




Figure 8. Output Voltage vs Ambient Temperature at VOUT=3.3V







Figure 10. Output Voltage vs Output Current








# **TYPICAL CHARACTERISTICS (continued)**










Figure 15. PSRR vs Frequency at lout=10mA, C\_{OUT}=10uF










Figure 14. PSRR vs Frequency at lout=100mA, Cout=4.7uF








Figure 18. PSRR vs Frequency at lout=100mA, Cout=22uF



## FUNCTIONAL BLOCK DIAGRAM




Figure 19. Functional Block Diagram



11

## **OPERATION**

#### Overview

The SCT71403Q series products are 300mA wide input voltage range linear regulators with very low quiescent current. These voltage regulators operate from 3V to 40V DC input voltage with supporting 45V transient input voltage and consume 2.4µA quiescent current at no load.

The SCT71403Q series products is stable with 3.3uF~220uF output capacitors, and 10uF ceramic capacitor is recommended. An internal 550us soft-start time avoids large inrush current and output voltage overshoot during startup.

The SCT71403Q series products also provide enable control and Power-Good feature, which is very suitable for the applications needing sequence configuration. Other protection features include the VIN input under-voltage lockout, over current protection, output hard short protection and thermal shutdown protection.

The SCT71403Q series products are available in fixed voltage versions of 3.3V and 5V with 1% output voltage accuracy at room temp and 2% output voltage accuracy over operating conditions. The series products are available in SOT23-5, TDFN2x2-6, TDFN3x3-8, eMSOP3x3-8 and SOT223-4 packages.

The SCT71403Q series products also could provide other fixed output voltage versions of 1.2V, 1.8V, 2.5V, 3V, 4.2V and 4.5V and other package options of SOT23-3, TO252-5 etc. Please feel free to contact SCT sales, if you need a new output voltage version or a new package option.

#### Enable and Under Voltage Lockout Threshold

The SCT71403Q series products is enabled when the VIN pin voltage rises above 3V and the EN pin voltage exceeds the enable threshold  $V_{EN_{-H}}$ . The device is disabled when the VIN pin voltage falls below 2.48V or when the EN pin voltage is below  $V_{EN_{-L}}$ . Internal pull up current source to EN pin allows the device enable when EN pin floats.

For a higher system UVLO threshold, connect an external resistor divider (R1 and R2) from VIN to GND shown in Figure 20. The UVLO rising and falling threshold can be calculated by Equation 1 and Equation 2 respectively.

$$VIN_{rise} = V_{EN_{-H}} * \frac{R1 + R2}{R2}$$
(1)

$$VIN_{hys} = (V_{EN_{-}H} - V_{EN_{L}}) * \frac{R1 + R2}{R2}$$
(2)

Where

 $\mathsf{VIN}_{\mathsf{rise}}$ : Vin rise threshold to enable the device

VIN<sub>hys</sub>: Vin hysteresis threshold

 $I_1 {=} 0.34 uA$  and could be neglected in the calculation

V<sub>EN\_H</sub>=1.23V

V<sub>EN L</sub>=1.02V




Figure 20. System UVLO by enable divide

#### **Regulated Output Voltage**

The SCT71403Q series are available in fixed voltage versions of 3.3V and 5V. When the input voltage is higher than  $V_{OUT(NOM)}+V_{DROP}$ , output pin is the regulated output based on the selected voltage version. When the input voltage falls below  $V_{OUT(NOM)}+V_{DROP}$ , output pin tracks the input voltage minus the dropout voltage based on the load current.

When the input voltage drops below UVLO threshold, the output keeps shut off.

The SCT71403Q series products also could provide other fixed output voltage versions of 1.2V, 1.8V, 2.5V, 3V, 4.2V and 4.5V and other package options of SOT23-3, TO252-5 etc. Please feel free to contact SCT sales, if you need



a new output voltage version or a new package option.

#### **Over Current Limit and Foldback Current Limit**

The SCT71403Q series products has an internal current limit circuit that protects the regulator during transient highload current faults or shorting events. The current limit is a hybrid brick-wall foldback scheme. The current limit transitions from a brick-wall scheme to a foldback scheme at the foldback voltage ( $V_{FOLDBACK}$ ). In a high-load current fault with the output voltage above  $V_{FOLDBACK}$ , the brick-wall scheme limits the output current to the current limit ( $I_{OC}$ ). When the output voltage drops below  $V_{FOLDBACK}$ , a foldback current limit activates that scales back the current limit. When the output is shorted, the device supplies a typical current called the short-circuit current limit ( $I_{SC}$ ). $I_{OC}$  and  $I_{SC}$ are listed in the Electrical Characteristics table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the regulator begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power  $[(V_{IN}-V_{OUT})\times I_{OC}]$ . When the output is shorted and the output voltage is less than  $V_{FOLDBACK}$ , the pass transistor dissipates power  $[(V_{IN}-V_{OUT})\times I_{OC}]$ . When the output is shorted and the output voltage is device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition persists, the device cycles between current limit and thermal shutdown.

The foldback voltage ( $V_{FOLDBACK}$ ) of SCT71403Q series products was set to [50%x $V_{OUT(NOM)}$ ], when  $V_{OUT}$  falling during over current faults or shorting events. And it will recovery to brick-wall scheme from a foldback current limit scheme when the output voltage rises up to [56%x $V_{OUT(NOM)}$ ], when over current faults or short events disappear.

With the over current foldback limit feature, the SCT71403Q series products would be more robust and safer when over current faults and shorting events occur. But it also requires the maximum loading current should be smaller than Isc during startup and  $V_{OUT} < [56\% xV_{OUT(NOM)}]$ , once  $V_{OUT} > [56\% xV_{OUT(NOM)}]$ , it will be not limited by Isc any more. The characteristic is shown in the following figure.




Figure 21. Current Limit with Foldback Feature

#### **Internal Soft-Start**

The SCT71403Q series products integrates an internal soft-start circuit that ramps the reference voltage from zero volts to 0.6V reference voltage in 550us. If the EN pin is pulled below 1.02V, LDO will be shut off and the internal soft-start resets. The soft-start also resets during shutdown due to thermal overloading.

Below figure shows the startup waveform at small output capacitor and large output capacitor. When output capacitor is small, for example 10uF, the slope of VOUT is limit by soft-start. When output capacitor is large, for example 100uF, the slope of VOUT is limited by foldback current limit ( $I_{SC}$ ) at VOUT<V<sub>FOLDBACK</sub>, and the slope of VOUT is limited by over current limit ( $I_{OC}$ ), when VOUT>V<sub>FOLDBACK</sub>.

In SCT71403Q series products, typical Tss is 550us, and typical  $I_{OC}$  is 500mA and typical Isc is 90mA, could use the following formula for initial startup time calculation.






Figure 22. Soft-start Waveform vs Output Capacitor

#### Power-Good and Power-Good Delay

The power-good (PG) pin is an open-drain output and can be connected to any 5V or lower rail through an external pull-up resistor. And it also could be allowed to connect to power rail higher than 5V, because of integrating a zener diode from PG pin to GND internally, and in this condition, the maximum high level voltage of PG will be clamped as the breakdown voltage of zener diode, which is 5.6V typically. The PG output is high-impedance when VOUT is greater than the PG trip threshold ( $V_{PG_R}=91\% \times V_{OUT(NOM)}$ ). If VOUT drops below  $V_{PG_F}=85\% \times V_{OUT(NOM)}$ , the opendrain output turns on and pulls the PG output low. If output voltage monitoring is not needed, the PG pin can be left floating or connected to GND.

The power-good delay time  $(Td_{PGR})$  is defined as the time period from when  $V_{OUT}$  exceeds the PG trip threshold voltage  $(V_{PG_R})$  to when the PG output is high. This power-good delay time is set by an internal time, which is130us typical. The power-good deglitch time  $(Td_{PGF})$  is defined as the time period from when  $V_{OUT}$  fall below the PG trip threshold voltage  $(V_{PG_F})$  to when the PG output is low. This power-good deglitch time is set by an internal time, which is12us typical. If the power-good delay time is not enough for some application, could try to connect a capacitor from PG pin to GND and using PG pull-up resistor and this capacitor generate extra delay time to meet your design.

To ensure proper operation of the power-good feature, maintain  $V_{IN} \ge 3V$  ( $V_{IN\_MIN}$ ). It allows connections of PG pin to circuit with the same or different power supply voltage to the LDO's VOUT level. Below are the connections examples.




Figure 23. PG Connected to LDO's Ouput




Figure 24. PG Connected to the other Power Supply

Below figure shows the startup and shutdown situation when slow power up and power down.

At the point 0, the input voltage starts to rise from 0 to 6 V, LDO is in shutdown (because VIN is below its UVLO threshold) and output voltage is 0V.

At the point 1, the VIN voltage reaches UVLO threshold level and LDO starts charging of output capacitor. VOUT rising speed is defined by internal soft-start function.

At the point 2, the VOUT voltage reaches almost the VIN voltage as it rises faster and LDO gets into dropout region. The difference between VIN and VOUT is the dropout voltage.



At the point 3, the VOUT reaches PG threshold ( $V_{PG_R}=91\% \times V_{OUT(NOM)}$ ) and from this point LDO counts the power good delay time (Td\_PGR). After this delay, the PG pin rises to high level showing that VOUT is ok.

At the point 4, the VOUT reaches its nominal value (5.0V) as the VIN starts to be higher than ( $V_{OUT(NOM)} + V_{DROP}$ ) and LDO gets into regulation region.

At the point 5, as the VIN voltage slow power down and LDO returns to dropout region again.

At the point 6, the VOUT drops below PG threshold( $V_{PG_F}$ =85% x  $V_{OUT(NOM)}$ ) and LDO starts counting the power good deglitch time (Td\_PGF), which filters fast VOUT undershoots(caused for example by line/load transient responses). After this delay, the PG output is shorted to 0 V level to highlight "power fail" state.

At the point 7, the VIN voltage is lower than input voltage UVLO threshold minus UVLO hysteresis level and LDO goes into the shutdown state.




Figure 25. Startup and Shutdown Example —SCT71403Q Series

#### Thermal Shutdown

This device incorporates a thermal shutdown ( $T_{SD}$ ) circuit as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the  $T_{SD}$  trip point. The junction temperature exceeding the  $T_{SD}$  trip point causes the output to turn off. When the junction temperature falls below the  $T_{SD}$  trip point minus thermal shutdown hysteresis, the output turns on again.



# **APPLICATION INFORMATION**

### **Typical application 1:**




Figure 26. SCT71403Q Typical Application Schematic

\_

Design Parameters				
Design Parameters	Example Value			
Input Voltage	12V Normal, 3V~40V			
Output Voltage	5V or 3.3V			
Maximum Output Current	300mA			
Output Capacitor Range (COUT)	3.3uF~22uF , recommends 10uF			
Input Capacitor Range (C <sub>IN</sub> )	>2.2uF , recommends 10uF			
Pull-up resistor of power-good (R1)	>10kΩ			

**Typical application 2:** 




Figure 27. SCT71403Q Typical Application Schematic with Reverse Polarity Diode

Design Parameters			
Design Parameters	Example Value		
Input Voltage	12V Normal, 3V~40V		
Output Voltage	5V or 3.3V		
Maximum Output Current	300mA		
Output Capacitor Range (Cout)	3.3uF~22uF , recommends 10uF		
Input Capacitor Range (C <sub>IN</sub> )	>2.2uF , recommends 10uF		
Pull-up resistor of power-good (R1)	>10kΩ		

16 For more information <u>www.silicontent.com</u> © 2022 Silicon Content Technology Co., Ltd. All Rights Reserved Product Folder Links: SCT71403Q Series



In some applications, the VIN and the VOUT potential might be reversed, possibly resulting in circuit internal damage or damage to the elements. For example, the accumulated charge in the output pin capacitor flowing backward from the VOUT to the VIN when the VIN shorts to the GND. In order to minimize the damage in such case, use a capacitor with a capacitance less than 220µF. Also by inserting a reverse polarity diode in series to the VIN, it can prevent reverse current from reverse battery connection or the case, when the point A is short-circuited GND. If there may be any possible case point B is short-circuited to GND, we also recommend using a bypass diode between the VIN and the VOUT.

#### **Typical application 3:**




Figure 28. SCT71403Q Typical Application Schematic with Large Output Capacitor

Design Parameters	Example Value			
Input Voltage	12V Normal, 3V~40V			
Output Voltage	5V or 3.3V			
Maximum Output Current	300mA			
Output Capacitor Range (COUT1 and ESR)	3.3uF~220uF with ESR=0.5Ω~5Ω			
Output Capacitor Range (Cout2)	recommends 10uF with low ESR			
Input Capacitor Range (C <sub>IN</sub> )	>2.2uF , recommends 10uF			
Pull-up resistor of power-good (R1)	>10kΩ			

#### **Design Parameters**



17

#### Input Capacitor and Output Capacitor

SCT recommends adding a 2.2µF or greater capacitor with a 0.1µF bypass capacitor in parallel at VIN pin to keep the input voltage stable. Aluminum electrolytic capacitor or other capacitor with high capacitance is suggested for the system power with large voltage spike. The voltage rating of the capacitors must be greater than the maximum input voltage

To ensure loop stability, the SCT71403Q series products requires an output capacitor with a minimum effective capacitance value of  $3.3\mu$ F. And the series products could support output capacitor range from  $3.3\mu$ F to 220uF and with an ESR range between  $0.001\Omega$  and  $5\Omega$ . SCT recommends selecting a X5R- or X7R-type  $4.7\mu$ F~10uF ceramic capacitor with low ESR over temperature range to improve the load transient response.

When using large output capacitor with higher ESR resistor, for example 100 $\mu$ F output electrolytic capacitor with 1 $\Omega$  ESR resistor in the application, SCT recommends adding extra 10 $\mu$ F low ESR output capacitor parallel connection with the large electrolytic capacitor, this will eliminate the undershoot/overshoot voltage caused by the large ESR resistor and get better load transient performance.




Figure 29. SCT71403Q Stability vs Output Capacitor



#### **Power Dissipation and Thermal Performance**

Power dissipation caused by voltage drop across the LDO and by the output current flowing through the device needs to be dissipated out from the chip. The maximum junction temperature is dependent on power dissipation, package, the PCB layout, number of used Cu layers, Cu layers thickness and the ambient temperature.

During normal operation, LDO junction temperature should not exceed 150°C, or else it may result in deterioration of the properties of the chip. Using below equations to calculate the power dissipation and estimate the junction temperature.

The power dissipation can be calculated using Equation 4. Because I<sub>GND</sub> « I<sub>OUT</sub>, the term V<sub>IN</sub> x I<sub>GND</sub> in Equation 4 could be ignored.

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND}$$
(4)

The junction temperature can be estimated using Equation 5.  $R_{\theta JA_EVM}$  is the junction-to-ambient thermal resistance based on customer's PCB. Verify the application and allow sufficient margins in the thermal design by the following method is used to calculate the junction temperature  $T_J$ .

$$T_J = T_A + P_D \times R_{\theta JA\_EVM} \tag{5}$$

 $R_{\theta JA\_EVM}$  is a critical parameter and depends on many factors such as the following:

- · Power dissipation
- Air temperature/flow
- PCB area
- Copper heat-sink area
- Number of thermal vias under the package
- · Adjacent component placement


For the SCT71403Q series products, the maximum allowable power dissipation of different packages was listed in the following table, and the test results are based on our EVM board, larger power dissipation will trigger thermal shutdown protection. As a result, we could calculate the  $R_{\theta JA_EVM}$  of different packages. The following table is just for your reference based on our EVM test, please leave enough margin when you design thermal performance.


The PCB information of our EVM: 2-layer, 1 oz Cu, 50mm x 30mm size.

Package	Max Allowable PD (W) (Not Trigger TSD,VOUT=5V)	Max Allowable PD (W) (TJ≤150℃)	R <sub>θJA_EVM</sub> (°C/W)
TDFN2X2-6	2.32	2.00	62.5
eMSOP3x3-8	2.83	2.44	51.2
SOT23-5	1.25	1.08	115.4
TDFN3X3-8	2.42	2.08	60
SOT223-4	3.15	2.71	46



## THERMAL CHARACTERISTICS










Figure 32. Maximum Allowed Power Dissipation vs Ambient Temperature, TDFN2X2,TJ ≤ 150°C








Figure 31. Maximum Output Current vs Input Voltage, VOUT=3.3V of Different Packages ,TJ ≤ TSD\_R




Figure 33. Maximum Output Current vs Input Voltage, TDFN2X2,TJ ≤ 150°C




Figure 35. Maximum Output Current vs Input Voltage,  $SOT23\text{-}5, T_J \leq 150^\circ\text{C}$ 






Figure 36. Maximum Allowed Power Dissipation vs Ambient Temperature, eMSOP3x3-8,TJ ≤ 150℃






Figure 38. Maximum Allowed Power Dissipation vs Ambient Temperature, TDFN3X3-8,TJ ≤ 150°C








Figure 37. Maximum Output Current vs Input Voltage, eMSOP3x3-8,TJ ≤ 150℃




Figure 39. Maximum Output Current vs Input Voltage, TDFN3X3-8,TJ ≤ 150°C





Figure 41. Maximum Output Current vs Input Voltage, SOT223-4,TJ  $\leq$  150 $^{\circ}$ C



### **Application Waveforms**


Vin=Vout +1V, unless otherwise noted





### Application Waveforms(Continued)


Vin=Vout +1V, unless otherwise noted






## Application Waveforms(Continued)

Vin=Vout +1V, unless otherwise noted











Figure 57. Exit Short Circuit Protection







### Layout Guideline

Proper PCB layout is a critical for SCT71403Q's stability, transient performance and good regulation characteristics. For better results, follow these guidelines as below:

- 1. Both input capacitors and output capacitors must be placed as close to the device pins as possible.
- It is recommended to bypass the input pin to ground with a 0.1µF bypass capacitor. The loop area formed by the bypass capacitor connection, V<sub>IN</sub> pin and the GND pin of the system must be as small as possible.
- 3. It is recommended to use wide trace lengths or thick copper weight to minimize I×R drop and heat dissipation.
- 4. To improve the thermal performance of the device, and maximize the current output at high ambient temperature, SCT recommends spreading the copper under the thermal pad as far as possible and placing enough thermal vias on the copper under the thermal pad.
- 5. If using large electrolytic capacitor with high ESR resistor, SCT recommends adding a 10uF low ESR capacitor parallel connection with the large electrolytic capacitor.




Figure 60. PCB Layout Example



Figure 62. PCB Layout Example

SCT71403FxxQMTER




Figure 61. PCB Layout Example






Figure 63. PCB Layout Example

SCT71403FxxQTWDR



For more information <u>www.silicontent.com</u> © 2022 Silicon Content Technology Co., Ltd. All Rights Reserved 25 Product Folder Links: SCT71403Q Series




Figure 64. PCB Layout Example

SCT71403FxxQDTBR






Figure 65. PCB Layout Example

#### SCT71403FxxQTXER










	<b>—</b> D1	╼╌╾└╴
BOI	TOM	VIEW N6

#### TDFN2x2-6 Package Outline Dimensions

Symbol	Dimensions in Millimeters		Dimensions in Inches	
Symbol	Min.	Max.	Min.	Max.
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.203 REF		0.008	REF.
D	1.900	2.100	0.075	0.083
E	1.900	2.100	0.075	0.083
D1	0.900	1.100	0.035	0.043
E1	1.500	1.700	0.059	0.067
b	0.250	0.350	0.010	0.014
b1	0.220 REF.		0.009 REF.	
е	0.650 BSC.		0.026 BSC.	
L	0.174	0.326	0.007	0.013

- 1. Drawing proposed to be made a JEDEC package outline MO-220 variation.
- 2. Drawing not to scale.
- 3. All linear dimensions are in millimeters.
- 4. Thermal pad shall be soldered on the board.
- 5. Dimensions of exposed pad on bottom of package do not include mold flash.
- 6. Contact PCB board fabrication for minimum solder mask web tolerances between the pins.






SOT23-5 Package Outline Dimensions

Ci mahal	Dimensions in Millimeters		Dimensions in Inches	
Symbol	Min.	Max.	Min.	Max.
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
С	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E1	1.500	1.700	0.059	0.067
E	2.650	2.950	0.104	0.116
е	0.950 (BSC)		0.037 (BSC)	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
L1	0.600 REF		0.024 REF	
θ	0°	8°	0°	8°

- 1. Drawing proposed to be made a JEDEC package outline MO-220 variation.
- 2. Drawing not to scale.
- 3. All linear dimensions are in millimeters.
- 4. Thermal pad shall be soldered on the board.
- 5. Dimensions of exposed pad on bottom of package do not include mold flash.
- 6. Contact PCB board fabrication for minimum solder mask web tolerances between the pins.






eMSOP3x3-8	Package	Outline	Dimensions
	i achage	Outimic	Dimensions

Symbol	Dimensions in Millimeters		Dimensions in Inches	
	Min.	Max.	Min.	Max.
Α	0.820	1.100	0.032	0.043
A1	0.020	0.150	0.001	0.006
A2	0.750	0.950	0.030	0.037
b	0.250	0.380	0.010	0.015
С	0.090	0.230	0.004	0.009
D	2.900	3.100	0.114	0.122
D1	1.700	1.900	0.067	0.075
е	0.65 (BSC)		0.026 (BSC)	
E	2.900	3.100	0.114	0.122
E1	4.750	5.050	0.187	0.199
E2	1.450	1.650	0.057	0.065
L	0.400	0.800	0.016	0.031
θ	0°	0°	0°	6°

- 1. Drawing proposed to be made a JEDEC package outline MO-220 variation.
- 2. Drawing not to scale.
- 3. All linear dimensions are in millimeters.
- 4. Thermal pad shall be soldered on the board.
- 5. Dimensions of exposed pad on bottom of package do not include mold flash.
- 6. Contact PCB board fabrication for minimum solder mask web tolerances between the pins.






TDFN3x3-8 Package Outline Dimensions

- 1. Drawing proposed to be made a JEDEC package outline MO-220 variation.
- 2. Drawing not to scale.
- 3. All linear dimensions are in millimeters.
- 4. Thermal pad shall be soldered on the board.
- 5. Dimensions of exposed pad on bottom of package do not include mold flash.
- 6. Contact PCB board fabrication for minimum solder mask web tolerances between the pins.






SOT223-4 Package Outline Dimensions

Symbol	Dimensions in Millimeters		Dimensions in Inches	
	Min.	Max.	Min.	Max.
A		1.800		0.071
A1	0.020	0.100	0.001	0.004
A2	1.500	1.700	0.059	0.067
b	0.660	0.840	0.026	0.033
b1	2.900	3.100	0.114	0.122
С	0.230	0.350	0.009	0.014
D	6.300	6.700	0.248	0.264
E	6.700	7.300	0.264	0.287
E1	3.300	3.700	0.130	0.146
е	2.300 (BSC)		0.091 (E	BSC)
L	0.750		0.030	
θ	0°	10°	0°	10°


- 7. Drawing proposed to be made a JEDEC package outline MO-220 variation.
- 8. Drawing not to scale.
- 9. All linear dimensions are in millimeters.
- 10. Thermal pad shall be soldered on the board.
- 11. Dimensions of exposed pad on bottom of package do not include mold flash.
- 12. Contact PCB board fabrication for minimum solder mask web tolerances between the pins.




## TAPE AND REEL INFORMATION

















产品装载示意图

